diff options
| author | Shuo Liu <shuo.liu@intel.com> | 2024-10-09 04:59:07 +0800 |
|---|---|---|
| committer | Martin L Roth <gaumless@gmail.com> | 2024-10-14 15:28:09 +0000 |
| commit | edf390dee50d52cb31f908b2e7959acf2fff54e2 (patch) | |
| tree | 3f3cead93a54edfc863b17af789c1fc4cd0cbc1f /Documentation/soc/intel | |
| parent | 85541960df2c34d0e7c621cc1cfb3c169439d9d0 (diff) | |
Documentation/soc/intel/xeon_sp: Add targeted feature list
Add targeted feature list for Xeon 6 coreboot. The listed features
are targeted to be supported by Xeon 6 coreboot design, while some
specific items might need fixes and improvements per community
feedback.
Change-Id: Ibecd63dfca10712223ccdd943109ba28ed668200
Signed-off-by: Shuo Liu <shuo.liu@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/84701
Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'Documentation/soc/intel')
| -rw-r--r-- | Documentation/soc/intel/xeon_sp/community_preview_guide.md | 84 |
1 files changed, 84 insertions, 0 deletions
diff --git a/Documentation/soc/intel/xeon_sp/community_preview_guide.md b/Documentation/soc/intel/xeon_sp/community_preview_guide.md index 923a359c51..6a32b4fd8b 100644 --- a/Documentation/soc/intel/xeon_sp/community_preview_guide.md +++ b/Documentation/soc/intel/xeon_sp/community_preview_guide.md @@ -19,6 +19,90 @@ The supported platform status are as below, - Buildable and bootable with real FSP headers/binaries +## Targeted features list + +1. ACPI + +- RSDP/RSDT/XSDT/FADT/FACS/DSDT/SSDT + +- MCFG/MADT/SRAT/SLIT/HMAT/DMAR/CEDT + +- HEPT/SPMI/TPM2 + +- HEST/EINJ/ERST/BERT + +2. SMBIOS + +- Type 0 - BIOS information + +- Type 1 - system information + +- Type 2 - base board information + +- Type 3 - chassis information + +- Type 4 - processor information + +- Type 17 - memory device + +3. Hardware related + +- Basic PCIe support + + * IIO bifurcation + + * PCIe hot plug + + * VT-d + +- Customizable PCIe host bridge bus/MMIO resource window size for smart NIC support + + * To handle the case where a large amount of PFs/VFs will be presented under specific PCIe host bridge + +- On-Chip accelerator (QAT, IAA, DSA, DLB) + +- CXL 2.0 Type-3 memory + +- NUMA and sub-NUMA clustering + +- GPIO (with physical pins) + +- Virtual GPIO + + * eSPI based, use BMC or CPLD to expand GPIO pin counts on PCH-less SoC + +- BMC support + + * IPMI KCS + +- Power Sequence + + * ACPI S0/S5 + + * Fast cold/warm reset + +- CPU OSPM + + * OS native (based on intel p_state/intel_idle OS driver) + +- RAS + + * Based on FSP2.4 FSP-SMM + + * APEI support + + * Memory CE/UCE (firmware first mode, e.g. MCA/eMCA) + + * IIO CE/UCE (firmware first mode, e.g. DPC/eDPC) + +4. Firmware related + +- Boot to various payloads (Linux payload/TianoCore/UniversalPayload) + +- Enlarged CBFS (>16MB) for one or multiple cloud payloads + +- VPD + ## Build steps ### Prepare workspace |