diff options
| author | Zheng Bao <fishbaozi@gmail.com> | 2022-07-26 17:46:12 +0800 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2022-08-12 14:16:18 +0000 |
| commit | c86c0cdb119d450695e41e96b0f126f7f34b32d9 (patch) | |
| tree | 54de157311175841c823a38a6b3f79604350982e /Documentation/soc/amd | |
| parent | 05208b50c591ed29e1eece4fe2c3ec0476d1019f (diff) | |
Doc/psp_integration.md: Update infomation with latest document
Update coreboot.org PSP Firmware Documentation with current internal
PSP documentation.
Signed-off-by: Altamshali Hirani <al.hirani@amd.corp-partner.google.com>
Signed-off-by: Zheng Bao <fishbaozi@gmail.com>
Change-Id: I677f86614b0fdc6377fb2e27932ed3a8ded27102
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62910
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'Documentation/soc/amd')
| -rw-r--r-- | Documentation/soc/amd/psp_integration.md | 35 |
1 files changed, 27 insertions, 8 deletions
diff --git a/Documentation/soc/amd/psp_integration.md b/Documentation/soc/amd/psp_integration.md index 9c7b1be404..ec5e0616fd 100644 --- a/Documentation/soc/amd/psp_integration.md +++ b/Documentation/soc/amd/psp_integration.md @@ -117,14 +117,23 @@ implementations currently use combo tables. +--------------+---------------+------------------+----------------------------+ | Size | 0x04 | 32 | Size of PSP entry in bytes | +--------------+---------------+------------------+----------------------------+ -| Location / | 0x08 | 64 | Location: Physical Address | +| Location / | 0x08 | 62 | Location: Physical Address | | Value | | | of SPIROM location where | | | | | corresponding PSP entry | | | | | located. | | | | | | -| | | | Value: 64-bit value for the| +| | | | Value: 62-bit value for the| | | | | PSP Entry | +--------------+---------------+------------------+----------------------------+ +| Address Mode | 0x0F[7:6] | 2 | 00: x86 Physical address | +| | | | 01: offset from start of | +| | | | BIOS (flash offset) | +| | | | 02: offset from start of | +| | | | directory header | +| | | | 03: offset from start of | +| | | | partition | ++--------------+---------------+------------------+----------------------------+ + ``` ### PSP Directory Table Types @@ -172,6 +181,10 @@ implementations currently use combo tables. * Intermediate Key Encryption Key, used to decrypt encrypted firmware images. This is mandatory in order to support encrypted firmware. +**0x22**: PSP Token Unlock data +* Used to support time-bound Secure Debug unlock during boot. This entry may + be omitted if the Token Unlock debug feature is not required. + **0x24**: Security policy binary * A security policy is applied to restrict the untrusted access to security sensitive regions. @@ -200,10 +213,6 @@ implementations currently use combo tables. **0x52**: PSP boot loader usermode OEM application * Supported only in certain SKUs. -**0x22**: PSP Token Unlock data -* Used to support time-bound Secure Debug unlock during boot. This entry may - be omitted if the Token Unlock debug feature is not required. - ### Firmware Version of Binaries Every firmware binary contains 256 bytes of a PSP Header, which includes @@ -302,15 +311,25 @@ The BIOS Directory table structure is slightly different from the PSP Directory: +--------------+---------------+------------------+----------------------------+ | SubProgram | 0x03[2:0] | 3 | Specify the SubProgram | +--------------+---------------+------------------+----------------------------+ -| Reserved | 0x03[7:3] | 5 | Reserved - Set to zero | +| RomId | 0x03[4:3] | 2 | Which SPI device the | +| | | | content is placed in | ++--------------+---------------+------------------+----------------------------+ +| Writeable | 0x03[5] | 1 | Region is writable or read | +| | | | only | ++--------------+---------------+------------------+----------------------------+ +| Reserved | 0x03[7:6] | 2 | Reserved - Set to zero | +--------------+---------------+------------------+----------------------------+ | Size | 0x04 | 32 | Memory Region Size | +--------------+---------------+------------------+----------------------------+ -| Source | 0x08 | 64 | Physical Address of SPIROM | +| Source | 0x08 | 62 | Physical Address of SPIROM | | Address | | | location where the data for| | | | | the corresponding entry is | | | | | located | +--------------+---------------+------------------+----------------------------+ +| Entry Address| 0x0F[7:6] | 2 | Same as Entry Address Mode | +| Mode | | | in PSP directory table | +| | | | entry fields | ++--------------+---------------+------------------+----------------------------+ | Destination | 0x10 | 64 | Destination Address of | | Address | | | memory location where the | | | | | data for the corresponding | |