summaryrefslogtreecommitdiff
path: root/Documentation/corebootBuildingGuide.tex
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2018-11-07 10:24:31 -0800
committerAaron Durbin <adurbin@chromium.org>2018-11-09 18:22:05 +0000
commitd2c2f83964ff43141011c52c27e6eca7f1e5263a (patch)
tree2134d323847125089573806a548aae317c3ab5de /Documentation/corebootBuildingGuide.tex
parent890788eb6304a7b88906422a97dbb5c1bc717ee4 (diff)
soc/intel/apollolake: Disable HECI1 before jumping to OS
This change disables HECI1 device at the end of boot sequence. It uses the P2SB messaging to disable HECI1 device before hiding P2SB and dropping privilege level. BUG=b:119074978 BRANCH=None TEST=Verified that HECI1 device is not visible in lspci on octopus. Change-Id: Id6abfd0c71a466d0cf8f19ae9b91f1d3446e3d09 Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/29534 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Kane Chen <kane.chen@intel.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'Documentation/corebootBuildingGuide.tex')
0 files changed, 0 insertions, 0 deletions