summaryrefslogtreecommitdiff
path: root/Documentation/arch/riscv
diff options
context:
space:
mode:
authorPeichao Wang <peichao.wang@bitland.corp-partner.google.com>2019-08-27 16:51:04 +0800
committerMartin Roth <martinroth@google.com>2019-09-04 22:01:37 +0000
commit28086f0d2c6b8a321087d6bd201e8caa72996522 (patch)
tree4329759176867d9c9f1eeaae2882af3fb072afc2 /Documentation/arch/riscv
parent4510a8f4b37418eeb7f71fa47ffb1e03a9920457 (diff)
mb/google/kahlee/treeya: Update the memory timing table for Treeya to the 2T table
Rename the table from Liara specific to simply specifying that it's using 2T command rate BUG=139841929 TEST=build and do stress test Signed-off-by: Peichao Wang <peichao.wang@bitland.corp-partner.google.com> Change-Id: I6e10b95c8aea50e68d8a3b710f30dda4f6b807d3 Reviewed-on: https://review.coreboot.org/c/coreboot/+/35116 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'Documentation/arch/riscv')
0 files changed, 0 insertions, 0 deletions