summaryrefslogtreecommitdiff
path: root/Documentation/Intel
diff options
context:
space:
mode:
authorMartin Roth <gaumless@gmail.com>2018-04-11 16:35:08 -0600
committerMartin Roth <martinroth@google.com>2018-04-13 16:50:41 +0000
commit2c3e3ef654d5935e64e125b0c292313a41b53399 (patch)
tree45de84862fa5ceb6c927003927008ae0934bf89d /Documentation/Intel
parent24231893d62616be3325c0e3f8c2f21b7d40ac65 (diff)
soc/amd/stoneyridge: add a romstage hook for mainboards
There wasn't previously a way for Stoney platforms to run mainboard specific code in romstage. This adds an early call for configuration and passes along whether the system is currently resuming from S3. BUG=b:77921345 TEST=Build, verify that weak function implementation gets called. Change-Id: Id94855e1084814ec37956e603cd093d70f01a559 Signed-off-by: Martin Roth <martinroth@chromium.org> Reviewed-on: https://review.coreboot.org/25635 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'Documentation/Intel')
0 files changed, 0 insertions, 0 deletions