diff options
| author | Ben Chuang <benchuanggli@gmail.com> | 2020-07-16 11:34:36 +0800 |
|---|---|---|
| committer | Aaron Durbin <adurbin@chromium.org> | 2020-08-05 15:16:16 +0000 |
| commit | 026e940f03107cdd32b6f479134d1b61f700a3de (patch) | |
| tree | e9e5ddb277253c2ddd24a597fad9806dc2ed7189 /Documentation/Intel/development.html | |
| parent | e2497d0181f5ab20d012c761400601b15565ce58 (diff) | |
drivers/genesyslogic/gl9763e: Add driver for Genesys Logic GL9763E
The device is a PCIe to eMMC bridge controller to be used in the
Chromebook as the boot disk. The datasheet name is GL9763E and
the revision is 02.
The patch sets single request AXI, disables ASPM L0s and enables SSC.
Signed-off-by: Ben Chuang <benchuanggli@gmail.com>
Change-Id: I158c79f5ac6e559f335b6b50092469c7b1646c56
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43751
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'Documentation/Intel/development.html')
0 files changed, 0 insertions, 0 deletions