diff options
| author | Marshall Dawson <marshalldawson3rd@gmail.com> | 2017-09-21 12:21:14 -0600 |
|---|---|---|
| committer | Aaron Durbin <adurbin@chromium.org> | 2017-09-27 16:27:09 +0000 |
| commit | 6c747068565f32b282f13cdd3aabe6afb4c66799 (patch) | |
| tree | ca2fc8235bc6fe7ba6d41535ddfadc94a1b07ff3 /Documentation/Intel/SoC/soc.html | |
| parent | ed501d5b3f828d3504a6c4c44dc67ee1fbad2efb (diff) | |
amd/stoneyridge: Put AGESA heap into cbmem
Now that soc/amd supports EARLY_CBMEM_INIT, put the HEAP into cbmem,
allowing better control of its cacheability in subsequent patches.
This relocates the heap initialization from the common directory into
a romstage cbmem hook. The conversion relies on cbmem_add() first
searching cbmem for the ID before adding a new entry.
Change-Id: I9ff35eefb2a68879ff44c6e29f58635831b19848
Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-on: https://review.coreboot.org/21594
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'Documentation/Intel/SoC/soc.html')
0 files changed, 0 insertions, 0 deletions