diff options
author | David Wu <david_wu@quanta.corp-partner.google.com> | 2020-11-09 11:13:37 +0800 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2020-11-16 11:01:02 +0000 |
commit | ed993f5faf0c24291f1b61f866d8ea286876e6e8 (patch) | |
tree | 9ef3be45343138b5fd9ac660c38941649adb1aa1 /Documentation/Doxyfile.coreboot | |
parent | b2c39b563a29c1e7057faa40957345c2b0faecd5 (diff) |
lp4x: Add new memory parts and generate SPDs
This change adds the following memory parts to LP4x global list of
available LP4x parts and to the global JSON file containing LP4x parts
and their characteristics.
1. H9HCNNNCRMBLPR-NEE
2. H9HCNNNFBMBLPR-NEE
3. MT53D1G64D4NW-046 WT:A
BUG=b:172751925,b:172781673,b:172782100,b:172781562
TEST=cd <path_to_coreboot_src>/util/spd_tools/lp4x &&
./gen_spd <path_to_coreboot_src>/src/soc/intel/tigerlake/spd \
global_lp4x_mem_parts.json.txt "TGL"
Signed-off-by: David Wu <david_wu@quanta.corp-partner.google.com>
Change-Id: I37702770f707fe078920694468552c5db59c478f
Reviewed-on: https://review.coreboot.org/c/coreboot/+/47350
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org>
Reviewed-by: Caveh Jalali <caveh@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'Documentation/Doxyfile.coreboot')
0 files changed, 0 insertions, 0 deletions