summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2016-10-04 20:44:48 +0200
committerMartin Roth <martinroth@google.com>2016-10-10 01:17:14 +0200
commitff25b6c35b3cfe76dcfaece20e7d8b3651363655 (patch)
tree2b414847429a00c58af502083f58e4cf3e412a89
parentf10b5ff8a946bf6ec953f5a08e3a54c3561ec0e6 (diff)
northbridge/intel/i440bx: Remove commented code
Change-Id: I0dd8c32f1b9165fe8c449cee1c21a155a725c04f Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/16878 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
-rw-r--r--src/northbridge/intel/i440bx/raminit.c16
1 files changed, 0 insertions, 16 deletions
diff --git a/src/northbridge/intel/i440bx/raminit.c b/src/northbridge/intel/i440bx/raminit.c
index 66282aa894..f9fd8167d8 100644
--- a/src/northbridge/intel/i440bx/raminit.c
+++ b/src/northbridge/intel/i440bx/raminit.c
@@ -423,11 +423,6 @@ static void do_ram_command(u32 command)
addr = (void *)((dimm_start * 8 * 1024 * 1024) + addr_offset);
if (dimm_end > dimm_start) {
-#if 0
- PRINT_DEBUG(" Sending RAM command 0x%04x to 0x%08x\n",
- reg16, addr);
-#endif
-
read32(addr);
}
@@ -634,10 +629,6 @@ void sdram_set_registers(void)
reg &= register_values[i + 1];
reg |= register_values[i + 2] & ~(register_values[i + 1]);
pci_write_config8(NB, register_values[i], reg);
-#if 0
- PRINT_DEBUG(" Set register 0x%02x to 0x%02x\n",
- register_values[i], reg);
-#endif
}
}
@@ -885,10 +876,6 @@ static void set_dram_row_attributes(void)
drb &= 0xff;
drb |= (drb + (sz.side2 / 8)) << 8;
} else {
-#if 0
- PRINT_DEBUG("No DIMM found in slot %d\n", i);
-#endif
-
/* If there's no DIMM in the slot, set dra to 0x00. */
dra = 0x00;
/* Still have to propagate DRB over. */
@@ -897,9 +884,6 @@ static void set_dram_row_attributes(void)
}
pci_write_config16(NB, DRB + (2 * i), drb);
-#if 0
- PRINT_DEBUG("DRB has been set to 0x%04x\n", drb);
-#endif
/* Brings the upper DRB back down to be base for
* DRB calculations for the next two rows.