summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2021-12-29 15:29:02 +0100
committerFelix Singer <felixsinger@posteo.net>2021-12-30 16:22:40 +0000
commit6b0b1aafe76ea67387b16f526e20571b150bcdb1 (patch)
treedfea9c3c2d87f01445da1b1b6dbd9e9c7fecc760
parent0cd553b3dfd63064ebfbb19ffd7897232df96f9d (diff)
ec/lenovo/h8/acpi: Replace LAnd() with ASL 2.0 syntax
Replace `LAnd (a, b)` with `a && b`. Change-Id: Ic578506dd2a1ab4341361f1a3b435372f2dac260 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60462 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
-rw-r--r--src/ec/lenovo/h8/acpi/thermal.asl4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/ec/lenovo/h8/acpi/thermal.asl b/src/ec/lenovo/h8/acpi/thermal.asl
index fe2d2875c7..b21dafcd6a 100644
--- a/src/ec/lenovo/h8/acpi/thermal.asl
+++ b/src/ec/lenovo/h8/acpi/thermal.asl
@@ -73,7 +73,7 @@ External (\PPKG, MethodObj)
Method(_TMP) {
#if defined(EC_LENOVO_H8_ME_WORKAROUND)
/* Avoid tripping alarm if ME isn't booted at all yet */
- If (LAnd (LNot (MEB1), LEqual (\_SB.PCI0.LPCB.EC.TMP0, 128))) {
+ If (LNot (MEB1) && LEqual (\_SB.PCI0.LPCB.EC.TMP0, 128)) {
Return (C2K(40))
}
Store (1, MEB1)
@@ -160,7 +160,7 @@ External (\PPKG, MethodObj)
Method(_TMP) {
#if defined(EC_LENOVO_H8_ME_WORKAROUND)
/* Avoid tripping alarm if ME isn't booted at all yet */
- If (LAnd (LNot (MEB2), LEqual (\_SB.PCI0.LPCB.EC.TMP1, 128))) {
+ If (LNot (MEB2) && LEqual (\_SB.PCI0.LPCB.EC.TMP1, 128)) {
Return (C2K(40))
}
Store (1, MEB2)