summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorNathan_chen <Nathan_chen@wistron.corp-partner.google.com>2019-04-17 10:32:13 +0800
committerDuncan Laurie <dlaurie@chromium.org>2019-04-20 00:55:07 +0000
commit5397f194ccfd160803467d3d8643aab52871f876 (patch)
treef6d0a018cae65e5d6eb2c2619250f44e79db3c92
parent75380d3a162aa5864c8864923f621806b32e2f23 (diff)
mb/google/arcada: Set psys_pmax to 140W
arcada is designed to operate at max power of 140 Watt. Hence set psys_max to 140W. BUG=b:124792558 TEST=Build and boot arcada. Change-Id: I280dfb81b3e25c7619a68db487e2b18867f52fda Signed-off-by: nathan chen <nathan_chen@wistron.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32335 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Lijian Zhao <lijian.zhao@intel.com>
-rw-r--r--src/mainboard/google/sarien/variants/arcada/devicetree.cb1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/google/sarien/variants/arcada/devicetree.cb b/src/mainboard/google/sarien/variants/arcada/devicetree.cb
index 9ecbf00152..2056dd6280 100644
--- a/src/mainboard/google/sarien/variants/arcada/devicetree.cb
+++ b/src/mainboard/google/sarien/variants/arcada/devicetree.cb
@@ -28,6 +28,7 @@ chip soc/intel/cannonlake
register "PchPmSlpAMinAssert" = "4" # 2s
register "speed_shift_enable" = "1"
+ register "psys_pmax" = "140"
register "s0ix_enable" = "1"
register "dptf_enable" = "1"
register "dmipwroptimize" = "1"