summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2019-05-10 17:51:31 +0530
committerSubrata Banik <subrata.banik@intel.com>2019-05-12 03:11:20 +0000
commit2d7a52c784efb6be86bac5cb7aa1f8e1bd7088a6 (patch)
treec237b15429e643f98b350998197094508bae7368
parent7e893a02c0cc04b8fdcfee0b4dc0ff790bfe40c5 (diff)
lib/timestamp: Make timestamp_sync_cache_to_cbmem() in postcar
This patch ensures to have correct timestamp value in postcar. Change-Id: I3ba3a54c20dfcdaf5b87818cc5da9a812f5f2edf Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32726 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
-rw-r--r--src/lib/timestamp.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/lib/timestamp.c b/src/lib/timestamp.c
index b6330fa258..431bce2703 100644
--- a/src/lib/timestamp.c
+++ b/src/lib/timestamp.c
@@ -350,6 +350,7 @@ uint32_t get_us_since_boot(void)
}
ROMSTAGE_CBMEM_INIT_HOOK(timestamp_sync_cache_to_cbmem)
+POSTCAR_CBMEM_INIT_HOOK(timestamp_sync_cache_to_cbmem)
RAMSTAGE_CBMEM_INIT_HOOK(timestamp_sync_cache_to_cbmem)
/* Provide default timestamp implementation using monotonic timer. */