summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKevin Chiu <Kevin.Chiu@quantatw.com>2018-03-02 11:51:28 +0800
committerAaron Durbin <adurbin@chromium.org>2018-03-06 17:40:36 +0000
commit2be3bdd748e886c1b566d4fd6f4e6ef4e49596ec (patch)
treee3e66d8bc96b0ecdaedfc57d50067d919a512896
parentd182b63347c744cabd674d4df64a2bfd3e9eef0e (diff)
google/snappy: enhance CCD type-A USB 2.0 phy strength
Alan(11")/BigDaddy(14") right type-A(port#2), CCD(port#4) are occasionally undetectable. USB 2.0 phy needs an override to enhance drive strength. right type-A port#2 PERPORTPETXISET: 4 PERPORTTXISET: 4 IUSBTXEMPHASISEN: 1 PERPORTTXPEHALF: 0 CCD port#4 PERPORTPETXISET: 7 PERPORTTXISET: 7 IUSBTXEMPHASISEN: 1 PERPORTTXPEHALF: 0 BUG=b:72922816 BRANCH=reef TEST=emerge-snappy coreboot Change-Id: I2b18c11709280d00ec3a6ef10f93a416acb4fb45 Signed-off-by: Kevin Chiu <Kevin.Chiu@quantatw.com> Reviewed-on: https://review.coreboot.org/24969 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
-rw-r--r--src/mainboard/google/reef/variants/snappy/mainboard.c21
1 files changed, 21 insertions, 0 deletions
diff --git a/src/mainboard/google/reef/variants/snappy/mainboard.c b/src/mainboard/google/reef/variants/snappy/mainboard.c
index 990f483e22..a625c60b6b 100644
--- a/src/mainboard/google/reef/variants/snappy/mainboard.c
+++ b/src/mainboard/google/reef/variants/snappy/mainboard.c
@@ -89,12 +89,33 @@ void mainboard_devtree_update(struct device *dev)
sku_id = variant_board_sku();
switch (sku_id) {
+ case SKU_ALAN:
+ cfg->usb2eye[2].Usb20PerPortPeTxiSet = 4;
+ cfg->usb2eye[2].Usb20PerPortTxiSet = 4;
+ cfg->usb2eye[2].Usb20IUsbTxEmphasisEn = 1;
+ cfg->usb2eye[2].Usb20PerPortTxPeHalf = 0;
+
+ cfg->usb2eye[4].Usb20PerPortPeTxiSet = 7;
+ cfg->usb2eye[4].Usb20PerPortTxiSet = 7;
+ cfg->usb2eye[4].Usb20IUsbTxEmphasisEn = 1;
+ cfg->usb2eye[4].Usb20PerPortTxPeHalf = 0;
+ break;
case SKU_BIGDADDY_KBDBKLIGHT:
case SKU_BIGDADDY:
cfg->usb2eye[1].Usb20PerPortPeTxiSet = 7;
cfg->usb2eye[1].Usb20PerPortTxiSet = 1;
cfg->usb2eye[1].Usb20IUsbTxEmphasisEn = 3;
cfg->usb2eye[1].Usb20PerPortTxPeHalf = 0;
+
+ cfg->usb2eye[2].Usb20PerPortPeTxiSet = 4;
+ cfg->usb2eye[2].Usb20PerPortTxiSet = 4;
+ cfg->usb2eye[2].Usb20IUsbTxEmphasisEn = 1;
+ cfg->usb2eye[2].Usb20PerPortTxPeHalf = 0;
+
+ cfg->usb2eye[4].Usb20PerPortPeTxiSet = 7;
+ cfg->usb2eye[4].Usb20PerPortTxiSet = 7;
+ cfg->usb2eye[4].Usb20IUsbTxEmphasisEn = 1;
+ cfg->usb2eye[4].Usb20PerPortTxPeHalf = 0;
break;
default:
break;