summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorTristan Corrick <tristan@corrick.kiwi>2018-10-31 02:22:39 +1300
committerNico Huber <nico.h@gmx.de>2018-11-01 22:21:44 +0000
commit22f97009ad94f87ff4995513c3a9969a270aa769 (patch)
treec1e3ad0e0a6de94f75ae9300dc3866f013341987
parent3ffbc7c8e2f56b9fe9055396433561b3f05340aa (diff)
cpu/intel/haswell: Add the CPUID for Haswell C0 CPUs
Tested on a Pentium G3258. Change-Id: Ibf020c034c00b3bf3a7b0cda8bd3a7d40c4c13bd Signed-off-by: Tristan Corrick <tristan@corrick.kiwi> Reviewed-on: https://review.coreboot.org/29380 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
-rw-r--r--src/cpu/intel/haswell/haswell_init.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/intel/haswell/haswell_init.c b/src/cpu/intel/haswell/haswell_init.c
index 1f8d7c3fff..c67ef1438d 100644
--- a/src/cpu/intel/haswell/haswell_init.c
+++ b/src/cpu/intel/haswell/haswell_init.c
@@ -791,6 +791,7 @@ static struct device_operations cpu_dev_ops = {
static const struct cpu_device_id cpu_table[] = {
{ X86_VENDOR_INTEL, 0x306c1 }, /* Intel Haswell 4+2 A0 */
{ X86_VENDOR_INTEL, 0x306c2 }, /* Intel Haswell 4+2 B0 */
+ { X86_VENDOR_INTEL, 0x306c3 }, /* Intel Haswell C0 */
{ X86_VENDOR_INTEL, 0x40650 }, /* Intel Haswell ULT B0 */
{ X86_VENDOR_INTEL, 0x40651 }, /* Intel Haswell ULT B1 */
{ 0, 0 },