diff options
| author | Uwe Hermann <uwe@hermann-uwe.de> | 2009-10-21 00:35:42 +0000 |
|---|---|---|
| committer | Uwe Hermann <uwe@hermann-uwe.de> | 2009-10-21 00:35:42 +0000 |
| commit | b8f73ed14dc87fdbf9103f722d7e6e3c606af3ee (patch) | |
| tree | d881498369bbc56ec2f42e7616345185211c4654 | |
| parent | 7b8d4fae8e5c305dc111aacc211fe950b4a895e2 (diff) | |
Add CONFIG_VGA_ROM_RUN to HP e-Vectra P2706T to make VGA init work.
Also add pci_rom entries (commented) to targets/hp/e_vectra_p2706t/Config.lb
for the same reason. They have to be uncommented to be used.
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4821 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
| -rw-r--r-- | src/mainboard/hp/e_vectra_p2706t/Options.lb | 2 | ||||
| -rw-r--r-- | targets/hp/e_vectra_p2706t/Config.lb | 3 |
2 files changed, 5 insertions, 0 deletions
diff --git a/src/mainboard/hp/e_vectra_p2706t/Options.lb b/src/mainboard/hp/e_vectra_p2706t/Options.lb index ae55471bbb..ff43b4f129 100644 --- a/src/mainboard/hp/e_vectra_p2706t/Options.lb +++ b/src/mainboard/hp/e_vectra_p2706t/Options.lb @@ -61,6 +61,7 @@ uses CONFIG_UDELAY_TSC uses CONFIG_TSC_X86RDTSC_CALIBRATE_WITH_TIMER2 uses CONFIG_CONSOLE_VGA uses CONFIG_PCI_ROM_RUN +uses CONFIG_VGA_ROM_RUN uses CONFIG_WRITE_HIGH_TABLES uses CONFIG_VIDEO_MB @@ -94,6 +95,7 @@ default CONFIG_UDELAY_TSC = 1 default CONFIG_TSC_X86RDTSC_CALIBRATE_WITH_TIMER2 = 1 default CONFIG_CONSOLE_VGA = 1 default CONFIG_PCI_ROM_RUN = 1 +default CONFIG_VGA_ROM_RUN = 1 default CONFIG_WRITE_HIGH_TABLES = 1 default CONFIG_VIDEO_MB = 1 end diff --git a/targets/hp/e_vectra_p2706t/Config.lb b/targets/hp/e_vectra_p2706t/Config.lb index be770d79d1..ff36c574fc 100644 --- a/targets/hp/e_vectra_p2706t/Config.lb +++ b/targets/hp/e_vectra_p2706t/Config.lb @@ -37,3 +37,6 @@ end buildrom ./coreboot.rom CONFIG_ROM_SIZE "normal" "fallback" +# pci_rom /tmp/vgabios.rom vendor_id=0x8086 device_id=0x7125 +# pci_rom /tmp/ethbios.rom vendor_id=0x10b7 device_id=0x9200 + |