aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorTim Crawford <tcrawford@system76.com>2023-03-03 11:58:18 -0700
committerFelix Singer <felixsinger@posteo.net>2023-03-05 02:29:07 +0000
commitf1a4cffc88d8a5490c444f41b60eaaf544399998 (patch)
treec63aa5ce08d21a65969aa1d886ed5841e6471fae
parentb3a7c645329689f96fe4da841f02997699ad20aa (diff)
soc/intel/alderlake: Hook up ucode for RPL-P/H/U
Hook up microcode from 3rdparty repo for: - 06-ba-02 (CPUID signature: 0xb06a2) Change-Id: Icb2fc9350ebc33ef150f1ab5df1006ed956478d6 Signed-off-by: Tim Crawford <tcrawford@system76.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/73436 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <felixsinger@posteo.net>
-rw-r--r--src/soc/intel/alderlake/Makefile.inc2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/intel/alderlake/Makefile.inc b/src/soc/intel/alderlake/Makefile.inc
index 5c2b9dcdf8..958041911a 100644
--- a/src/soc/intel/alderlake/Makefile.inc
+++ b/src/soc/intel/alderlake/Makefile.inc
@@ -86,6 +86,8 @@ ifneq ($(CONFIG_SOC_INTEL_ALDERLAKE_PCH_N),y)
cpu_microcode_bins += 3rdparty/intel-microcode/intel-ucode/06-9a-03
# ADL-P R0 and ADL-M R0
cpu_microcode_bins += 3rdparty/intel-microcode/intel-ucode/06-9a-04
+# RPL-P/H J0, RPL-U Q0
+cpu_microcode_bins += 3rdparty/intel-microcode/intel-ucode/06-ba-02
endif
endif