diff options
| author | Ionela Voinescu <ionela.voinescu@imgtec.com> | 2014-12-12 13:53:22 +0000 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2015-04-13 12:19:38 +0200 |
| commit | b9d961550ce07951b472ae558281e288413ab445 (patch) | |
| tree | a216653e0b12621d998a8cafa77f2481d5173a1c | |
| parent | 9b99d7b435f24a2e3a70c6b29a4dba13efc3ef47 (diff) | |
urara: add support for DMA coherent memory area
The information about the DMA memory area is further passed
through the coreboot table to the payload.
BUG=chrome-os-partner:31438
TEST=tested on Pistachio FPGA; DMA memory area was used to test the
functionality of the DWC2 USB controller driver; behavior was
as expected.
BRANCH=none
Change-Id: I658e32352bd5fab493ffe15ad9340e19d02fd133
Signed-off-by: Stefan Reinauer <reinauer@chromium.org>
Original-Commit-Id: 0debc105b072a37e2a8ae4098a9634d841191d0a
Original-Change-Id: Icf69835dc6a385a59d30092be4ac69bc80245336
Original-Signed-off-by: Ionela Voinescu <ionela.voinescu@imgtec.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/235910
Original-Reviewed-by: Vadim Bendebury <vbendeb@chromium.org>
Original-Commit-Queue: Vadim Bendebury <vbendeb@chromium.org>
Original-Tested-by: Vadim Bendebury <vbendeb@chromium.org>
Reviewed-on: http://review.coreboot.org/9593
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
| -rw-r--r-- | src/arch/mips/include/arch/memlayout.h | 2 | ||||
| -rw-r--r-- | src/mainboard/google/urara/mainboard.c | 14 | ||||
| -rw-r--r-- | src/soc/imgtec/pistachio/include/soc/memlayout.ld | 2 |
3 files changed, 16 insertions, 2 deletions
diff --git a/src/arch/mips/include/arch/memlayout.h b/src/arch/mips/include/arch/memlayout.h index 4cbbe1d02b..0b30338fbf 100644 --- a/src/arch/mips/include/arch/memlayout.h +++ b/src/arch/mips/include/arch/memlayout.h @@ -26,6 +26,6 @@ /* TODO: Double-check that that's the correct alignment for our ABI. */ #define STACK(addr, size) REGION(stack, addr, size, 8) -/* TODO: Need to add DMA_COHERENT region like on ARM? */ +#define DMA_COHERENT(addr, size) REGION(dma_coherent, addr, size, 4K) #endif /* __ARCH_MEMLAYOUT_H */ diff --git a/src/mainboard/google/urara/mainboard.c b/src/mainboard/google/urara/mainboard.c index 1909fc861f..0a0cb020cc 100644 --- a/src/mainboard/google/urara/mainboard.c +++ b/src/mainboard/google/urara/mainboard.c @@ -18,9 +18,11 @@ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, * MA 02110-1301 USA */ - +#include <arch/io.h> +#include <symbols.h> #include <console/console.h> #include <device/device.h> +#include <boot/coreboot_tables.h> static void mainboard_enable(device_t dev) { @@ -31,3 +33,13 @@ struct chip_operations mainboard_ops = { .enable_dev = mainboard_enable, }; +void lb_board(struct lb_header *header) +{ + struct lb_range *dma; + + dma = (struct lb_range *)lb_new_record(header); + dma->tag = LB_TAB_DMA; + dma->size = sizeof(*dma); + dma->range_start = (uintptr_t)_dma_coherent; + dma->range_size = _dma_coherent_size; +} diff --git a/src/soc/imgtec/pistachio/include/soc/memlayout.ld b/src/soc/imgtec/pistachio/include/soc/memlayout.ld index 1c7ea9a74c..c3c6c07ebf 100644 --- a/src/soc/imgtec/pistachio/include/soc/memlayout.ld +++ b/src/soc/imgtec/pistachio/include/soc/memlayout.ld @@ -36,4 +36,6 @@ SECTIONS /* Let's use SRAM for CBFS cache. */ CBFS_CACHE(0x9b000000, 64K) + /* DMA coherent area: end of available DRAM, uncached */ + DMA_COHERENT(0xAFF00000, 1M) } |