diff options
| author | Bora Guvendik <bora.guvendik@intel.com> | 2024-11-08 14:23:41 -0800 |
|---|---|---|
| committer | Subrata Banik <subratabanik@google.com> | 2024-11-20 10:25:05 +0000 |
| commit | 73d1980d23ab3ec95f67c8c881584c6bdea3f746 (patch) | |
| tree | 154cc36ac16b20a3764dfdd5c67fc7680219e792 | |
| parent | 7d44e341b572fe8f458182b36346215a65a87d0e (diff) | |
soc/intel/pantherlake/acpi: Update camera_clock_ctl.asl
Fix ISCLK register definitions
Reference: 813032 - Panther Lake H I/O Registers
BUG=b:357011633
TEST=check camera functionality on fatcat
Change-Id: Ie9f1f639970344eb359dee37914ee26a02dcfb4b
Signed-off-by: Bora Guvendik <bora.guvendik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85058
Reviewed-by: Subrata Banik <subratabanik@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Reviewed-by: Pranava Y N <pranavayn@google.com>
| -rw-r--r-- | src/soc/intel/pantherlake/acpi/camera_clock_ctl.asl | 10 |
1 files changed, 7 insertions, 3 deletions
diff --git a/src/soc/intel/pantherlake/acpi/camera_clock_ctl.asl b/src/soc/intel/pantherlake/acpi/camera_clock_ctl.asl index aded020d5f..1bdd07e40f 100644 --- a/src/soc/intel/pantherlake/acpi/camera_clock_ctl.asl +++ b/src/soc/intel/pantherlake/acpi/camera_clock_ctl.asl @@ -1,8 +1,8 @@ /* SPDX-License-Identifier: GPL-2.0-or-later */ #define R_ICLK_PCR_CAMERA1 0x8000 -#define B_ICLK_PCR_FREQUENCY 0x1 -#define B_ICLK_PCR_REQUEST 0x2 +#define B_ICLK_PCR_FREQUENCY 0x3 +#define B_ICLK_PCR_REQUEST 0x4 /* The clock control registers for each IMGCLK are offset by 0xC */ #define B_ICLK_PCR_OFFSET 0xC @@ -32,7 +32,11 @@ Scope (\_SB.PCI0) { /* * Clock control Method * Arg0: Clock source select (0 .. 5 => IMGCLKOUT_0 .. IMGCLKOUT_5) - * Arg1: Frequency select (0: 24MHz, 1: 19.2MHz) + * Arg1: Frequency select + * 2'b00 - 19p2 XTAL + * 2'b01 - 19p2 IMG + * 2'b10 - 19p2 RTC + * 2'b11 - 24 IMG */ Method (MCON, 0x2, NotSerialized) { |