summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2015-06-18 10:55:19 -0700
committerLeroy P Leahy <leroy.p.leahy@intel.com>2015-06-24 17:03:29 +0200
commitbfdf2489f071d8ee1d1c510e503b488526111eb7 (patch)
tree6fa22ffaee85bf246c257d86fb49305d6e632a59
parentedf0d58fffeadb1b813594b1e6ce96c0b4257288 (diff)
cpu/x86: Add more MTRR symbols
BRANCH=none BUG=None TEST=Build and run on strago Change-Id: Ia3740353eb16f2a2192cad8c45645f845bf39475 Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: http://review.coreboot.org/10588 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
-rw-r--r--src/include/cpu/x86/mtrr.h7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/include/cpu/x86/mtrr.h b/src/include/cpu/x86/mtrr.h
index 95cabf1247..86ce57b8d7 100644
--- a/src/include/cpu/x86/mtrr.h
+++ b/src/include/cpu/x86/mtrr.h
@@ -12,10 +12,17 @@
#define MTRR_NUM_TYPES 7
#define MTRRcap_MSR 0x0fe
+
+#define MTRRcapSmrr (1 << 11)
+#define MTRRcapWc (1 << 10)
+#define MTRRcapFix (1 << 8)
+#define MTRRcapVcnt 0xff
+
#define MTRRdefType_MSR 0x2ff
#define MTRRdefTypeEn (1 << 11)
#define MTRRdefTypeFixEn (1 << 10)
+#define MTRRdefTypeType 0xff
#define SMRRphysBase_MSR 0x1f2
#define SMRRphysMask_MSR 0x1f3