summaryrefslogtreecommitdiff
path: root/.gitreview
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@gmail.com>2019-04-21 16:49:14 -0500
committerPatrick Georgi <pgeorgi@google.com>2019-04-23 10:13:14 +0000
commitd6d6771b97f9f21c8758c102498e375e8f684f69 (patch)
tree7670e7684e6dc27763937d288964f0f7d9cd6a5c /.gitreview
parent420d7e009decb93b4d2499cf6d8f6100163eecac (diff)
sb/intel/bd82x6x: fix linking for non-native raminit case
Commit 45d4b17 [nb/intel/sandybridge: Move southbridge code to bd82x6x] moved early_pch_init() to the southbridge, but failed to include early_pch.c for the non-native raminit case, which now fails to link. As all boards default to native raminit, this was missed by the autobuilder. Adjust early_pch.c to be compiled regardles of ram init type used Test: build/boot google/stout with MRC ram init selected Change-Id: I50db30fda9a1099fb434c04ea97bcc38f8455233 Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32382 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to '.gitreview')
0 files changed, 0 insertions, 0 deletions