summaryrefslogtreecommitdiff
path: root/.gitignore
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2020-02-19 19:09:06 +0530
committerPatrick Georgi <pgeorgi@google.com>2020-02-24 13:17:14 +0000
commit9d667906f3c0029dbea41580a0d0961cf1ab2fc9 (patch)
treed640ffd3fe72f1f74605834e62d98de414ea7f1c /.gitignore
parentf07d3b45856fb3cb62d684e526c4fd2af76ee33f (diff)
soc/intel/icelake: Skip FSP-S IGD related UPD override
Default FSP values for "GtFreqMax" and "CdClock" UPDs are "Auto", hence related FSP-S UPD override can be avoided from coreboot. As per FSP-S UPD Header (FspsUpd.h) /** Offset 0x020E - GT Frequency Limit 0xFF: Auto(Default) **/ UINT8 GtFreqMax; /** Offset 0x0209 - CdClock Frequency selection 0: (Default) Auto **/ UINT8 CdClock; TEST=Able to get Pre-OS display on ICLRVP and Dragonegg platform. Change-Id: Ie500dd5fad5cd358ea3fad4d5c0be1b0c148584b Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38992 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: V Sowmya <v.sowmya@intel.com>
Diffstat (limited to '.gitignore')
0 files changed, 0 insertions, 0 deletions