summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMarc Jones <marcjones@sysproconsulting.com>2020-11-06 10:45:38 -0700
committerMarc Jones <marc@marcjonesconsulting.com>2020-11-07 16:27:50 +0000
commit092245dfbbf574cd9a3ea101fd77f6aa010ffd46 (patch)
treee4da62344e8e34d46251473d24c390aed8ce4f86
parenta575759c401d7bebaeb8909d5bce6a78edfb0bb4 (diff)
mainboard/ocp/tiogapass: Set longer BMC timeout
The BMC isn't always ready in 60 seconds if it printing debug output. Give it 90 seconds to finish before timing out in coreboot. Change-Id: I3932d3e8fad067e8971e82b45b499801fc78079f Signed-off-by: Marc Jones <marcjones@sysproconsulting.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47306 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jay Talbott <JayTalbott@sysproconsulting.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Javier Galindo <javiergalindo@sysproconsulting.com>
-rw-r--r--src/mainboard/ocp/tiogapass/devicetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/ocp/tiogapass/devicetree.cb b/src/mainboard/ocp/tiogapass/devicetree.cb
index 33f4090751..008633b1a1 100644
--- a/src/mainboard/ocp/tiogapass/devicetree.cb
+++ b/src/mainboard/ocp/tiogapass/devicetree.cb
@@ -74,7 +74,7 @@ chip soc/intel/xeon_sp/skx
chip drivers/ipmi # BMC KCS
device pnp ca2.0 on end
register "bmc_i2c_address" = "0x20"
- register "bmc_boot_timeout" = "60"
+ register "bmc_boot_timeout" = "90"
end
end # Intel Corporation C621 Series Chipset LPC/eSPI Controller
device pci 1f.2 on end # Intel Corporation C620 Series Chipset Family Power Management Controller