1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
|
/*
* Copyright (c) 2012-2019 The Linux Foundation. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are
* met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above
* copyright notice, this list of conditions and the following
* disclaimer in the documentation and/or other materials provided
* with the distribution.
* * Neither the name of The Linux Foundation nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
* BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
* IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#include <device/mmio.h>
#include <console/console.h>
#include <delay.h>
#include <gpio.h>
#include <soc/iomap.h>
#include <soc/spi.h>
#include <soc/clock.h>
#include <stdlib.h>
#include <spi_flash.h>
#include <timer.h>
static const struct blsp_spi spi_reg[] = {
/* BLSP0 registers for SPI interface */
{
BLSP0_SPI_CONFIG_REG,
BLSP0_SPI_IO_CONTROL_REG,
BLSP0_SPI_ERROR_FLAGS_REG,
BLSP0_SPI_ERROR_FLAGS_EN_REG,
BLSP0_QUP_CONFIG_REG,
BLSP0_QUP_ERROR_FLAGS_REG,
BLSP0_QUP_ERROR_FLAGS_EN_REG,
BLSP0_QUP_OPERATIONAL_REG,
BLSP0_QUP_IO_MODES_REG,
BLSP0_QUP_STATE_REG,
BLSP0_QUP_INPUT_FIFOc_REG(0),
BLSP0_QUP_OUTPUT_FIFOc_REG(0),
BLSP0_QUP_MX_INPUT_COUNT_REG,
BLSP0_QUP_MX_OUTPUT_COUNT_REG,
BLSP0_QUP_SW_RESET_REG,
0,
0,
BLSP0_QUP_OPERATIONAL_MASK,
BLSP0_SPI_DEASSERT_WAIT_REG,
},
{0}, {0}, {0},
/* BLSP4 registers for SPI interface */
{
BLSP4_SPI_CONFIG_REG,
BLSP4_SPI_IO_CONTROL_REG,
BLSP4_SPI_ERROR_FLAGS_REG,
BLSP4_SPI_ERROR_FLAGS_EN_REG,
BLSP4_QUP_CONFIG_REG,
BLSP4_QUP_ERROR_FLAGS_REG,
BLSP4_QUP_ERROR_FLAGS_EN_REG,
BLSP4_QUP_OPERATIONAL_REG,
BLSP4_QUP_IO_MODES_REG,
BLSP4_QUP_STATE_REG,
BLSP4_QUP_INPUT_FIFOc_REG(0),
BLSP4_QUP_OUTPUT_FIFOc_REG(0),
BLSP4_QUP_MX_INPUT_COUNT_REG,
BLSP4_QUP_MX_OUTPUT_COUNT_REG,
BLSP4_QUP_SW_RESET_REG,
0,
0,
BLSP4_QUP_OPERATIONAL_MASK,
BLSP4_SPI_DEASSERT_WAIT_REG,
},
/* BLSP5 registers for SPI interface */
{
BLSP5_SPI_CONFIG_REG,
BLSP5_SPI_IO_CONTROL_REG,
BLSP5_SPI_ERROR_FLAGS_REG,
BLSP5_SPI_ERROR_FLAGS_EN_REG,
BLSP5_QUP_CONFIG_REG,
BLSP5_QUP_ERROR_FLAGS_REG,
BLSP5_QUP_ERROR_FLAGS_EN_REG,
BLSP5_QUP_OPERATIONAL_REG,
BLSP5_QUP_IO_MODES_REG,
BLSP5_QUP_STATE_REG,
BLSP5_QUP_INPUT_FIFOc_REG(0),
BLSP5_QUP_OUTPUT_FIFOc_REG(0),
BLSP5_QUP_MX_INPUT_COUNT_REG,
BLSP5_QUP_MX_OUTPUT_COUNT_REG,
BLSP5_QUP_SW_RESET_REG,
0,
0,
BLSP5_QUP_OPERATIONAL_MASK,
BLSP5_SPI_DEASSERT_WAIT_REG,
},
};
static int check_bit_state(void *reg_addr, int mask,
int val, int us_delay)
{
unsigned int count = TIMEOUT_CNT;
while ((read32(reg_addr) & mask) != val) {
count--;
if (count == 0)
return -ETIMEDOUT;
udelay(us_delay);
}
return SUCCESS;
}
/*
* Check whether QUPn State is valid
*/
static int check_qup_state_valid(struct qcs_spi_slave *ds)
{
return check_bit_state(ds->regs->qup_state, QUP_STATE_VALID_MASK,
QUP_STATE_VALID, 1);
}
/*
* Configure QUPn Core state
*/
static int config_spi_state(struct qcs_spi_slave *ds, unsigned int state)
{
uint32_t val;
int ret = SUCCESS;
ret = check_qup_state_valid(ds);
if (ret != SUCCESS)
return ret;
switch (state) {
case QUP_STATE_RUN:
/* Set the state to RUN */
val = ((read32(ds->regs->qup_state) & ~QUP_STATE_MASK)
| QUP_STATE_RUN);
write32(ds->regs->qup_state, val);
ret = check_qup_state_valid(ds);
break;
case QUP_STATE_RESET:
/* Set the state to RESET */
val = ((read32(ds->regs->qup_state) & ~QUP_STATE_MASK)
| QUP_STATE_RESET);
write32(ds->regs->qup_state, val);
ret = check_qup_state_valid(ds);
break;
default:
printk(BIOS_ERR, "unsupported QUP SPI state : %d\n", state);
ret = -EINVAL;
break;
}
return ret;
}
/*
* Set QUPn SPI Mode
*/
static void spi_set_mode(struct qcs_spi_slave *ds, unsigned int mode)
{
unsigned int clk_idle_state;
unsigned int input_first_mode;
uint32_t val;
switch (mode) {
case SPI_MODE0:
clk_idle_state = 0;
input_first_mode = SPI_CONFIG_INPUT_FIRST;
break;
case SPI_MODE1:
clk_idle_state = 0;
input_first_mode = 0;
break;
case SPI_MODE2:
clk_idle_state = 1;
input_first_mode = SPI_CONFIG_INPUT_FIRST;
break;
case SPI_MODE3:
clk_idle_state = 1;
input_first_mode = 0;
break;
default:
printk(BIOS_ERR, "unsupported spi mode : %d\n", mode);
return;
}
val = read32(ds->regs->spi_config);
val |= input_first_mode;
write32(ds->regs->spi_config, val);
val = read32(ds->regs->io_control);
if (clk_idle_state)
val |= SPI_IO_CTRL_CLOCK_IDLE_HIGH;
else
val &= ~SPI_IO_CTRL_CLOCK_IDLE_HIGH;
write32(ds->regs->io_control, val);
}
/*
* Reset entire QUP and all mini cores
*/
static void spi_reset(struct qcs_spi_slave *ds)
{
write32(ds->regs->qup_sw_reset, 0x1);
udelay(5);
check_qup_state_valid(ds);
}
static struct qcs_spi_slave spi_slave_pool[3];
static struct qcs_spi_slave *to_qcs_spi(const struct spi_slave *slave)
{
struct qcs_spi_slave *ds;
size_t i;
for (i = 0; i < ARRAY_SIZE(spi_slave_pool); i++) {
ds = spi_slave_pool + i;
if (!ds->allocated)
continue;
if ((ds->slave.bus == slave->bus) &&
(ds->slave.cs == slave->cs))
return ds;
}
return NULL;
}
static void write_force_cs(const struct spi_slave *slave, int assert)
{
struct qcs_spi_slave *ds = to_qcs_spi(slave);
if (assert)
clrsetbits_le32(ds->regs->io_control,
SPI_IO_CTRL_FORCE_CS_MSK, SPI_IO_CTRL_FORCE_CS_EN);
else
clrsetbits_le32(ds->regs->io_control,
SPI_IO_CTRL_FORCE_CS_MSK, SPI_IO_CTRL_FORCE_CS_DIS);
}
/*
* BLSP QUPn SPI Hardware Initialisation
*/
static int spi_hw_init(struct qcs_spi_slave *ds)
{
int ret;
ds->initialized = 0;
/* QUPn module configuration */
spi_reset(ds);
/* Set the QUPn state */
ret = config_spi_state(ds, QUP_STATE_RESET);
if (ret)
return ret;
/*
* Configure Mini core to SPI core with Input Output enabled,
* SPI master, N = 8 bits
*/
clrsetbits_le32(ds->regs->qup_config, QUP_CONFIG_MINI_CORE_MSK |
QUP_CONF_INPUT_MSK |
QUP_CONF_OUTPUT_MSK |
QUP_CONF_N_MASK,
QUP_CONFIG_MINI_CORE_SPI |
QUP_CONF_INPUT_ENA |
QUP_CONF_OUTPUT_ENA |
QUP_CONF_N_SPI_8_BIT_WORD);
/*
* Configure Input first SPI protocol,
* SPI master mode and no loopback
*/
clrsetbits_le32(ds->regs->spi_config, SPI_CONFIG_LOOP_BACK_MSK |
SPI_CONFIG_NO_SLAVE_OPER_MSK,
SPI_CONFIG_NO_LOOP_BACK |
SPI_CONFIG_NO_SLAVE_OPER);
/*
* Configure SPI IO Control Register
* CLK_ALWAYS_ON = 0
* MX_CS_MODE = 0
* NO_TRI_STATE = 1
*/
write32(ds->regs->io_control, SPI_IO_CTRL_CLK_ALWAYS_ON |
SPI_IO_CTRL_NO_TRI_STATE | SPI_IO_CTRL_MX_CS_MODE);
/*
* Configure SPI IO Modes.
* OUTPUT_BIT_SHIFT_EN = 1
* INPUT_MODE = Block Mode
* OUTPUT MODE = Block Mode
*/
clrsetbits_le32(ds->regs->qup_io_modes,
QUP_IO_MODES_OUTPUT_BIT_SHIFT_MSK |
QUP_IO_MODES_INPUT_MODE_MSK |
QUP_IO_MODES_OUTPUT_MODE_MSK,
QUP_IO_MODES_OUTPUT_BIT_SHIFT_EN |
QUP_IO_MODES_INPUT_BLOCK_MODE |
QUP_IO_MODES_OUTPUT_BLOCK_MODE);
spi_set_mode(ds, ds->mode);
/* Disable Error mask */
write32(ds->regs->error_flags_en, 0);
write32(ds->regs->qup_error_flags_en, 0);
write32(ds->regs->qup_deassert_wait, 0);
ds->initialized = 1;
return SUCCESS;
}
static int spi_ctrlr_claim_bus(const struct spi_slave *slave)
{
struct qcs_spi_slave *ds = to_qcs_spi(slave);
unsigned int ret;
ret = spi_hw_init(ds);
if (ret)
return -EIO;
switch (slave->bus) {
case 4:
gpio_configure
(GPIO(37), 2, GPIO_PULL_DOWN, GPIO_6MA, GPIO_INPUT); // MOSI
gpio_configure
(GPIO(38), 2, GPIO_PULL_DOWN, GPIO_6MA, GPIO_OUTPUT); // MISO
gpio_configure
(GPIO(117), 2, GPIO_NO_PULL, GPIO_6MA, GPIO_OUTPUT); // CS
gpio_configure
(GPIO(118), 2, GPIO_PULL_DOWN, GPIO_6MA, GPIO_OUTPUT);// CLK
break;
case 5:
gpio_configure
(GPIO(26), 3, GPIO_NO_PULL, GPIO_16MA, GPIO_INPUT); // MOSI
gpio_configure
(GPIO(27), 3, GPIO_NO_PULL, GPIO_16MA, GPIO_INPUT); // MISO
gpio_configure
(GPIO(28), 4, GPIO_PULL_UP, GPIO_16MA, GPIO_INPUT); // CS
gpio_configure
(GPIO(29), 4, GPIO_NO_PULL, GPIO_16MA, GPIO_INPUT); // CLK
break;
default:
printk(BIOS_ERR, "SPI error: unsupported bus %d "
"(Supported buses 0, 1, 2, 3, 4, 5)\n", slave->bus);
break;
}
write_force_cs(slave, 1);
return SUCCESS;
}
static void spi_ctrlr_release_bus(const struct spi_slave *slave)
{
struct qcs_spi_slave *ds = to_qcs_spi(slave);
/* Reset the SPI hardware */
write_force_cs(slave, 0);
spi_reset(ds);
ds->initialized = 0;
}
/*
* Function to write data to OUTPUT FIFO
*/
static void spi_write_byte(struct qcs_spi_slave *ds, unsigned char data)
{
/* Wait for space in the FIFO */
while ((read32(ds->regs->qup_operational) & OUTPUT_FIFO_FULL))
udelay(1);
/* Write the byte of data */
write32(ds->regs->qup_output_fifo, data);
}
/*
* Function to read data from Input FIFO
*/
static unsigned char spi_read_byte(struct qcs_spi_slave *ds)
{
/* Wait for Data in FIFO */
while (!(read32(ds->regs->qup_operational) & INPUT_FIFO_NOT_EMPTY))
udelay(1);
/* Read a byte of data */
return read32(ds->regs->qup_input_fifo) & 0xff;
}
/*
* Function to check wheather Input or Output FIFO
* has data to be serviced
*/
static int check_fifo_status(void *reg_addr)
{
unsigned int count = TIMEOUT_CNT;
unsigned int status_flag;
unsigned int val;
do {
val = read32(reg_addr);
count--;
if (count == 0)
return -ETIMEDOUT;
status_flag = ((val & OUTPUT_SERVICE_FLAG) |
(val & INPUT_SERVICE_FLAG));
} while (!status_flag);
return SUCCESS;
}
/*
* Function to configure Input and Output enable/disable
*/
static void enable_io_config(struct qcs_spi_slave *ds,
uint32_t write_cnt, uint32_t read_cnt)
{
if (write_cnt) {
clrsetbits_le32(ds->regs->qup_config,
QUP_CONF_OUTPUT_MSK, QUP_CONF_OUTPUT_ENA);
} else {
clrsetbits_le32(ds->regs->qup_config,
QUP_CONF_OUTPUT_MSK, QUP_CONF_NO_OUTPUT);
}
if (read_cnt) {
clrsetbits_le32(ds->regs->qup_config,
QUP_CONF_INPUT_MSK, QUP_CONF_INPUT_ENA);
} else {
clrsetbits_le32(ds->regs->qup_config,
QUP_CONF_INPUT_MSK, QUP_CONF_NO_INPUT);
}
}
/*
* Function to read bytes number of data from the Input FIFO
*/
static int __blsp_spi_read(struct qcs_spi_slave *ds, u8 *data_buffer,
unsigned int bytes)
{
uint32_t val;
unsigned int i;
unsigned int fifo_count;
int ret = SUCCESS;
int state_config;
struct stopwatch sw;
/* Configure no of bytes to read */
state_config = config_spi_state(ds, QUP_STATE_RESET);
if (state_config)
return state_config;
/* Configure input and output enable */
enable_io_config(ds, 0, bytes);
write32(ds->regs->qup_mx_input_count, bytes);
state_config = config_spi_state(ds, QUP_STATE_RUN);
if (state_config)
return state_config;
while (bytes) {
ret = check_fifo_status(ds->regs->qup_operational);
if (ret != SUCCESS)
goto out;
val = read32(ds->regs->qup_operational);
if (val & INPUT_SERVICE_FLAG) {
/*
* acknowledge to hw that software will
* read input data
*/
val &= INPUT_SERVICE_FLAG;
write32(ds->regs->qup_operational, val);
fifo_count = ((bytes > SPI_INPUT_BLOCK_SIZE) ?
SPI_INPUT_BLOCK_SIZE : bytes);
for (i = 0; i < fifo_count; i++) {
*data_buffer = spi_read_byte(ds);
data_buffer++;
bytes--;
}
}
}
stopwatch_init_msecs_expire(&sw, 10);
do {
val = read32(ds->regs->qup_operational);
if (stopwatch_expired(&sw)) {
printk(BIOS_ERR, "SPI FIFO read timeout\n");
ret = -ETIMEDOUT;
goto out;
}
} while (!(val & MAX_INPUT_DONE_FLAG));
out:
/*
* Put the SPI Core back in the Reset State
* to end the transfer
*/
(void)config_spi_state(ds, QUP_STATE_RESET);
return ret;
}
static int blsp_spi_read(struct qcs_spi_slave *ds, u8 *data_buffer,
unsigned int bytes)
{
int length, ret;
while (bytes) {
length = (bytes < MAX_COUNT_SIZE) ? bytes : MAX_COUNT_SIZE;
ret = __blsp_spi_read(ds, data_buffer, length);
if (ret != SUCCESS)
return ret;
data_buffer += length;
bytes -= length;
}
return 0;
}
/*
* Function to write data to the Output FIFO
*/
static int __blsp_spi_write(struct qcs_spi_slave *ds, const u8 *cmd_buffer,
unsigned int bytes)
{
uint32_t val;
unsigned int i;
unsigned int write_len = bytes;
unsigned int read_len = bytes;
unsigned int fifo_count;
int ret = SUCCESS;
int state_config;
struct stopwatch sw;
state_config = config_spi_state(ds, QUP_STATE_RESET);
if (state_config)
return state_config;
/* Configure input and output enable */
enable_io_config(ds, write_len, read_len);
/* No of bytes to be written in Output FIFO */
write32(ds->regs->qup_mx_output_count, bytes);
write32(ds->regs->qup_mx_input_count, bytes);
state_config = config_spi_state(ds, QUP_STATE_RUN);
if (state_config)
return state_config;
/*
* read_len considered to ensure that we read the dummy data for the
* write we performed. This is needed to ensure with WR-RD transaction
* to get the actual data on the subsequent read cycle that happens
*/
while (write_len || read_len) {
ret = check_fifo_status(ds->regs->qup_operational);
if (ret != SUCCESS)
goto out;
val = read32(ds->regs->qup_operational);
if (val & OUTPUT_SERVICE_FLAG) {
/*
* acknowledge to hw that software will write
* expected output data
*/
val &= OUTPUT_SERVICE_FLAG;
write32(ds->regs->qup_operational, val);
if (write_len > SPI_OUTPUT_BLOCK_SIZE)
fifo_count = SPI_OUTPUT_BLOCK_SIZE;
else
fifo_count = write_len;
for (i = 0; i < fifo_count; i++) {
/* Write actual data to output FIFO */
spi_write_byte(ds, *cmd_buffer);
cmd_buffer++;
write_len--;
}
}
if (val & INPUT_SERVICE_FLAG) {
/*
* acknowledge to hw that software
* will read input data
*/
val &= INPUT_SERVICE_FLAG;
write32(ds->regs->qup_operational, val);
if (read_len > SPI_INPUT_BLOCK_SIZE)
fifo_count = SPI_INPUT_BLOCK_SIZE;
else
fifo_count = read_len;
for (i = 0; i < fifo_count; i++) {
/* Read dummy data for the data written */
(void)spi_read_byte(ds);
/* Decrement the read count after reading the
* dummy data from the device. This is to make
* sure we read dummy data before we write the
* data to fifo
*/
read_len--;
}
}
}
stopwatch_init_msecs_expire(&sw, 10);
do {
val = read32(ds->regs->qup_operational);
if (stopwatch_expired(&sw)) {
printk(BIOS_ERR, "SPI FIFO write timeout\n");
ret = -ETIMEDOUT;
goto out;
}
} while (!(val & MAX_OUTPUT_DONE_FLAG));
out:
/*
* Put the SPI Core back in the Reset State
* to end the transfer
*/
(void)config_spi_state(ds, QUP_STATE_RESET);
return ret;
}
static int blsp_spi_write(struct qcs_spi_slave *ds, u8 *cmd_buffer,
unsigned int bytes)
{
int length, ret;
while (bytes) {
length = (bytes < MAX_COUNT_SIZE) ? bytes : MAX_COUNT_SIZE;
ret = __blsp_spi_write(ds, cmd_buffer, length);
if (ret != SUCCESS) {
printk(BIOS_ERR, "SPI:DBG write not success\n");
return ret;
}
cmd_buffer += length;
bytes -= length;
}
return 0;
}
/*
* This function is invoked with either tx_buf or rx_buf.
* Calling this function with both null does a chip select change.
*/
static int spi_ctrlr_xfer(const struct spi_slave *slave, const void *dout,
size_t out_bytes, void *din, size_t in_bytes)
{
struct qcs_spi_slave *ds = to_qcs_spi(slave);
u8 *txp = (u8 *)dout;
u8 *rxp = (u8 *)din;
int ret;
ret = config_spi_state(ds, QUP_STATE_RESET);
if (ret != SUCCESS)
return ret;
if (dout != NULL) {
ret = blsp_spi_write(ds, txp, (unsigned int) out_bytes);
if (ret != SUCCESS)
goto out;
}
if (din != NULL) {
ret = blsp_spi_read(ds, rxp, in_bytes);
if (ret != SUCCESS)
goto out;
}
out:
/*
* Put the SPI Core back in the Reset State
* to end the transfer
*/
(void)config_spi_state(ds, QUP_STATE_RESET);
return ret;
}
static int spi_ctrlr_setup(const struct spi_slave *slave)
{
struct qcs_spi_slave *ds = NULL;
int i;
unsigned int bus = slave->bus;
unsigned int cs = slave->cs;
int qup = 0;
int blsp = 2;
if (((bus != BLSP4_SPI) && (bus != BLSP5_SPI)) || cs != 0) {
printk(BIOS_ERR,
"SPI error: unsupported bus %d or cs %d\n", bus, cs);
return -1;
}
for (i = 0; i < ARRAY_SIZE(spi_slave_pool); i++) {
if (spi_slave_pool[i].allocated)
continue;
ds = spi_slave_pool + i;
ds->slave.bus = bus;
ds->slave.cs = cs;
ds->regs = &spi_reg[bus];
ds->mode = SPI_MODE0;
ds->freq = 50000000;
if (bus == BLSP4_SPI) {
ds->freq = 1000000;
qup = 4;
blsp = 1;
}
clock_configure_spi(blsp, qup, ds->freq);
clock_enable_spi(blsp, qup);
ds->allocated = 1;
return 0;
}
printk(BIOS_ERR, "SPI error: all %d pools busy\n", i);
return -1;
}
static int xfer_vectors(const struct spi_slave *slave,
struct spi_op vectors[], size_t count)
{
return spi_flash_vector_helper(slave, vectors, count, spi_ctrlr_xfer);
}
static const struct spi_ctrlr spi_ctrlr = {
.setup = spi_ctrlr_setup,
.claim_bus = spi_ctrlr_claim_bus,
.release_bus = spi_ctrlr_release_bus,
.xfer = spi_ctrlr_xfer,
.xfer_vector = xfer_vectors,
.max_xfer_size = MAX_PACKET_COUNT,
};
const struct spi_ctrlr_buses spi_ctrlr_bus_map[] = {
{
.ctrlr = &spi_ctrlr,
.bus_start = BLSP5_SPI,
.bus_end = BLSP5_SPI,
},
{
.ctrlr = &spi_ctrlr,
.bus_start = BLSP4_SPI,
.bus_end = BLSP4_SPI,
},
};
const size_t spi_ctrlr_bus_map_count = ARRAY_SIZE(spi_ctrlr_bus_map);
|