1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <device/mmio.h>
#include <soc/addressmap.h>
#include <soc/lastbus_v2.h>
static const struct lastbus_idle_mask infra_ao_mask[] = {
{
.reg_offset = 0x04,
.reg_value = 0x2,
},
{
.reg_offset = 0x08,
.reg_value = 0x10000,
},
};
static const struct lastbus_idle_mask peri_ao_mask[] = {
{
.reg_offset = 0x04,
.reg_value = 0x20000,
},
};
static const struct lastbus_idle_mask fmem_ao_mask[] = {
{
.reg_offset = 0x14,
.reg_value = 0x204,
},
};
static const struct lastbus_monitor monitors[] = {
{
.name = "debug_ctrl_ao_INFRA_AO",
.base = INFRA_AO_DBUG_BASE,
.num_ports = 34,
.num_idle_mask = ARRAY_SIZE(infra_ao_mask),
.idle_masks = infra_ao_mask,
.bus_freq_mhz = 78,
},
{
.name = "debug_ctrl_ao_INFRA2_AO",
.base = INFRA2_AO_DBUG_BASE,
.num_ports = 9,
.num_idle_mask = 0,
.bus_freq_mhz = 78,
},
{
.name = "debug_ctrl_ao_PERI_AO",
.base = PERI_AO_BASE,
.num_ports = 25,
.num_idle_mask = ARRAY_SIZE(peri_ao_mask),
.idle_masks = peri_ao_mask,
.bus_freq_mhz = 78,
},
{
.name = "debug_ctrl_ao_PERI_AO2",
.base = PERI_AO2_BASE,
.num_ports = 20,
.num_idle_mask = 0,
.bus_freq_mhz = 78,
},
{
.name = "debug_ctrl_ao_PERI_PAR_AO",
.base = PERI_PAR_AO_BASE,
.num_ports = 18,
.num_idle_mask = 0,
.bus_freq_mhz = 78,
},
{
.name = "debug_ctrl_ao_FMEM_AO",
.base = FMEM_AO_BASE,
.num_ports = 28,
.num_idle_mask = ARRAY_SIZE(fmem_ao_mask),
.idle_masks = fmem_ao_mask,
.bus_freq_mhz = 78,
},
};
const struct lastbus_config lastbus_cfg = {
.latch_platform = "MT8188",
.timeout_ms = 200,
.timeout_type = 0,
.num_used_monitors = ARRAY_SIZE(monitors),
.monitors = monitors,
};
|
