blob: bf95716a5dea69872dd1e5c60d3862615cef7dad (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
|
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef _SOC_ALDERLAKE_GPIO_SOC_DEFS_H_
#define _SOC_ALDERLAKE_GPIO_SOC_DEFS_H_
/*
* Most of the fixed numbers and macros are based on the GPP groups.
* The GPIO groups are accessed through register blocks called
* communities.
*/
/* GPIO COMM 0 */
#define GPP_B 0x0
#define GPP_T 0x1
#define GPP_A 0x2
/* GPIO COMM 1 */
#define GPP_S 0x3
#define GPP_H 0x4
#define GPP_D 0x5
/* GPIO COMM 2 */
#define GPD 0x6
/* GPIO COMM 4 */
#define GPP_C 0x7
#define GPP_F 0x8
#define GPP_HVMOS 0x9
#define GPP_E 0xA
/* GPIO COMM 5 */
#define GPP_R 0xB
#define GPP_SPI0 0xC
#define GPIO_MAX_NUM_PER_GROUP 26
#define COMM_0 0
#define COMM_1 1
#define COMM_2 2
/* GPIO community 3 is not exposed to be used and hence is skipped. */
#define COMM_4 3
#define COMM_5 4
/*
* GPIOs are ordered monotonically increasing to match ACPI/OS driver.
*/
/* Group B */
#define GPP_B0 0
#define GPP_B1 1
#define GPP_B2 2
#define GPP_B3 3
#define GPP_B4 4
#define GPP_B5 5
#define GPP_B6 6
#define GPP_B7 7
#define GPP_B8 8
#define GPP_B9 9
#define GPP_B10 10
#define GPP_B11 11
#define GPP_B12 12
#define GPP_B13 13
#define GPP_B14 14
#define GPP_B15 15
#define GPP_B16 16
#define GPP_B17 17
#define GPP_B18 18
#define GPP_B19 19
#define GPP_B20 20
#define GPP_B21 21
#define GPP_B22 22
#define GPP_B23 23
#define GPP_B24 24 /* GSPI0_CLK_LOOPBK */
#define GPP_B25 25 /* GSPI1_CLK_LOOPBK */
/* Group T */
#define GPP_T0 26
#define GPP_T1 27
#define GPP_T2 28
#define GPP_T3 29
#define GPP_T4 30
#define GPP_T5 31
#define GPP_T6 32
#define GPP_T7 33
#define GPP_T8 34
#define GPP_T9 35
#define GPP_T10 36
#define GPP_T11 37
#define GPP_T12 38
#define GPP_T13 39
#define GPP_T14 40
#define GPP_T15 41
/* Group A */
#define GPP_A0 42
#define GPP_A1 43
#define GPP_A2 44
#define GPP_A3 45
#define GPP_A4 46
#define GPP_A5 47
#define GPP_A6 48
#define GPP_A7 49
#define GPP_A8 50
#define GPP_A9 51
#define GPP_A10 52
#define GPP_A11 53
#define GPP_A12 54
#define GPP_A13 55
#define GPP_A14 56
#define GPP_A15 57
#define GPP_A16 58
#define GPP_A17 59
#define GPP_A18 60
#define GPP_A19 61
#define GPP_A20 62
#define GPP_A21 63
#define GPP_A22 64
#define GPP_A23 65
#define GPP_ESPI_CLK_LOOPBK 66
#define GPIO_COM0_START GPP_B0
#define GPIO_COM0_END GPP_ESPI_CLK_LOOPBK
#define NUM_GPIO_COM0_PADS (GPIO_COM0_END - GPIO_COM0_START + 1)
/* Group S */
#define GPP_S0 67
#define GPP_S1 68
#define GPP_S2 69
#define GPP_S3 70
#define GPP_S4 71
#define GPP_S5 72
#define GPP_S6 73
#define GPP_S7 74
/* Group H */
#define GPP_H0 75
#define GPP_H1 76
#define GPP_H2 77
#define GPP_H3 78
#define GPP_H4 79
#define GPP_H5 80
#define GPP_H6 81
#define GPP_H7 82
#define GPP_H8 83
#define GPP_H9 84
#define GPP_H10 85
#define GPP_H11 86
#define GPP_H12 87
#define GPP_H13 88
#define GPP_H14 89
#define GPP_H15 90
#define GPP_H16 91
#define GPP_H17 92
#define GPP_H18 93
#define GPP_H19 94
#define GPP_H20 95
#define GPP_H21 96
#define GPP_H22 97
#define GPP_H23 98
/* Group D */
#define GPP_D0 99
#define GPP_D1 100
#define GPP_D2 101
#define GPP_D3 102
#define GPP_D4 103
#define GPP_D5 104
#define GPP_D6 105
#define GPP_D7 106
#define GPP_D8 107
#define GPP_D9 108
#define GPP_D10 109
#define GPP_D11 110
#define GPP_D12 111
#define GPP_D13 112
#define GPP_D14 113
#define GPP_D15 114
#define GPP_D16 115
#define GPP_D17 116
#define GPP_D18 117
#define GPP_D19 118
#define GPP_GSPI2_CLK_LOOPBK 119
#define GPIO_COM1_START GPP_S0
#define GPIO_COM1_END GPP_GSPI2_CLK_LOOPBK
#define NUM_GPIO_COM1_PADS (GPIO_COM1_END - GPIO_COM1_START + 1)
/* Group GPD */
#define GPD0 120
#define GPD1 121
#define GPD2 122
#define GPD3 123
#define GPD4 124
#define GPD5 125
#define GPD6 126
#define GPD7 127
#define GPD8 128
#define GPD9 129
#define GPD10 130
#define GPD11 131
#define GPD_INPUT3VSEL 132
#define GPD_SLP_LANB 133
#define GPD_SLP_SUSB 134
#define GPD_WAKEB 135
#define GPD_DRAM_RESETB 136
#define GPIO_COM2_START GPD0
#define GPIO_COM2_END GPD_DRAM_RESETB
#define NUM_GPIO_COM2_PADS (GPIO_COM2_END - GPIO_COM2_START + 1)
/* Group C */
#define GPP_C0 137
#define GPP_C1 138
#define GPP_C2 139
#define GPP_C3 140
#define GPP_C4 141
#define GPP_C5 142
#define GPP_C6 143
#define GPP_C7 144
#define GPP_C8 145
#define GPP_C9 146
#define GPP_C10 147
#define GPP_C11 148
#define GPP_C12 149
#define GPP_C13 150
#define GPP_C14 151
#define GPP_C15 152
#define GPP_C16 153
#define GPP_C17 154
#define GPP_C18 155
#define GPP_C19 156
#define GPP_C20 157
#define GPP_C21 158
#define GPP_C22 159
#define GPP_C23 160
/* Group F */
#define GPP_F0 161
#define GPP_F1 162
#define GPP_F2 163
#define GPP_F3 164
#define GPP_F4 165
#define GPP_F5 166
#define GPP_F6 167
#define GPP_F7 168
#define GPP_F8 169
#define GPP_F9 170
#define GPP_F10 171
#define GPP_F11 172
#define GPP_F12 173
#define GPP_F13 174
#define GPP_F14 175
#define GPP_F15 176
#define GPP_F16 177
#define GPP_F17 178
#define GPP_F18 179
#define GPP_F19 180
#define GPP_F20 181
#define GPP_F21 182
#define GPP_F22 183
#define GPP_F23 184
#define GPP_F_CLK_LOOPBK 185
/* Group HVMOS */
#define GPP_L_BKLTEN 186
#define GPP_L_BKLTCTL 187
#define GPP_L_VDDEN 188
#define GPP_SYS_PWROK 189
#define GPP_SYS_RESETB 190
#define GPP_MLK_RSTB 191
/* Group E */
#define GPP_E0 192
#define GPP_E1 193
#define GPP_E2 194
#define GPP_E3 195
#define GPP_E4 196
#define GPP_E5 197
#define GPP_E6 198
#define GPP_E7 199
#define GPP_E8 200
#define GPP_E9 201
#define GPP_E10 202
#define GPP_E11 203
#define GPP_E12 204
#define GPP_E13 205
#define GPP_E14 206
#define GPP_E15 207
#define GPP_E16 208
#define GPP_E17 209
#define GPP_E18 210
#define GPP_E19 211
#define GPP_E20 212
#define GPP_E21 213
#define GPP_E22 214
#define GPP_E23 215
#define GPP_E_CLK_LOOPBK 216
#define GPIO_COM4_START GPP_C0
#define GPIO_COM4_END GPP_E_CLK_LOOPBK
#define NUM_GPIO_COM4_PADS (GPIO_COM4_END - GPIO_COM4_START + 1)
/* Group R */
#define GPP_R0 217
#define GPP_R1 218
#define GPP_R2 219
#define GPP_R3 220
#define GPP_R4 221
#define GPP_R5 222
#define GPP_R6 223
#define GPP_R7 224
/* Group SPI0 */
#define GPP_SPI0_IO_2 225
#define GPP_SPI0_IO_3 226
#define GPP_SPI0_MOSI_IO_0 227
#define GPP_SPI0_MOSI_IO_1 228
#define GPP_SPI0_TPM_CSB 229
#define GPP_SPI0_FLASH_0_CSB 230
#define GPP_SPI0_FLASH_1_CSB 231
#define GPP_SPI0_CLK 232
#define GPIO_COM5_START GPP_R0
#define GPIO_COM5_END GPP_SPI0_CLK
#define NUM_GPIO_COM5_PADS (GPIO_COM5_END - GPIO_COM5_START + 1)
#define TOTAL_GPIO_COMM (COMM_5 + 1)
#define TOTAL_PADS (GPIO_COM5_END + 1)
#endif
|
