1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2015, 2016 Advanced Micro Devices, Inc.
* Copyright (C) 2013 Sage Electronic Engineering, LLC
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/*
* DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001)
*{
* #include "routing.asl"
*}
*/
/* Routing is in System Bus scope */
Name (PR0, Package()
{
/* NB devices */
/* Bus 0, Dev 0 - F15 Host Controller */
/* Bus 0, Dev 1, Func 0 - PCI Bridge for Internal Graphics(IGP) */
/* Bus 0, Dev 1, Func 1 - HDMI Audio Controller */
Package() { 0x0001FFFF, 0, INTB, 0 },
Package() { 0x0001FFFF, 1, INTC, 0 },
/* Bus 0, Dev 2 Func 0,1,2,3,4,5 - PCIe Bridges */
Package() { 0x0002FFFF, 0, INTC, 0 },
Package() { 0x0002FFFF, 1, INTD, 0 },
Package() { 0x0002FFFF, 2, INTA, 0 },
Package() { 0x0002FFFF, 3, INTB, 0 },
/* FCH devices */
/* Bus 0, Dev 20 - F0:SMBus/ACPI;F3:LPC;F7:SD */
Package() { 0x0014FFFF, 0, INTA, 0 },
Package() { 0x0014FFFF, 1, INTB, 0 },
Package() { 0x0014FFFF, 2, INTC, 0 },
Package() { 0x0014FFFF, 3, INTD, 0 },
/* Bus 0, Dev 18 Func 0 - USB: EHCI */
Package() { 0x0012FFFF, 0, INTC, 0 },
Package() { 0x0012FFFF, 1, INTB, 0 },
/* Bus 0, Dev 10 Func 0 - USB: xHCI */
Package() { 0x0010FFFF, 0, INTC, 0 },
Package() { 0x0010FFFF, 1, INTB, 0 },
/* Bus 0, Dev 17 - SATA controller */
Package() { 0x0011FFFF, 0, INTD, 0 },
})
Name (APR0, Package()
{
/* NB devices in APIC mode */
/* Bus 0, Dev 0 - F15 Host Controller */
/* Bus 0, Dev 1 - PCI Bridge for Internal Graphics(IGP) */
Package() { 0x0001FFFF, 0, 0, 43 },
Package() { 0x0001FFFF, 1, 0, 40 },
/* Bus 0, Dev 2 - PCIe Bridges */
Package() { 0x0002FFFF, 0, 0, 44 },
Package() { 0x0002FFFF, 1, 0, 45 },
Package() { 0x0002FFFF, 2, 0, 46 },
Package() { 0x0002FFFF, 3, 0, 47 },
/* SB devices in APIC mode */
/* Bus 0, Dev 20 - F0:SMBus/ACPI;F3:LPC;F7:SD */
Package() { 0x0014FFFF, 0, 0, 16 },
Package() { 0x0014FFFF, 1, 0, 17 },
Package() { 0x0014FFFF, 2, 0, 18 },
Package() { 0x0014FFFF, 3, 0, 19 },
/* Bus 0, Dev 18 Func 0 - USB: EHCI */
Package() { 0x0012FFFF, 0, 0, 18 },
Package() { 0x0012FFFF, 1, 0, 17 },
/* Bus 0, Dev 10 Func 0 - USB: xHCI */
Package() { 0x0010FFFF, 0, 0, 18},
Package() { 0x0010FFFF, 1, 0, 17},
/* Bus 0, Dev 17 - SATA controller */
Package() { 0x0011FFFF, 0, 0, 19 },
})
/* GPP 0 */
Name (PS4, Package()
{
Package() { 0x0000FFFF, 0, INTA, 0 },
Package() { 0x0000FFFF, 1, INTB, 0 },
Package() { 0x0000FFFF, 2, INTC, 0 },
Package() { 0x0000FFFF, 3, INTD, 0 },
})
Name (APS4, Package()
{
/* PCIe slot - Hooked to PCIe slot 4 */
Package() { 0x0000FFFF, 0, 0, 24 },
Package() { 0x0000FFFF, 1, 0, 25 },
Package() { 0x0000FFFF, 2, 0, 26 },
Package() { 0x0000FFFF, 3, 0, 27 },
})
/* GPP 1 */
Name (PS5, Package()
{
Package() { 0x0000FFFF, 0, INTB, 0 },
Package() { 0x0000FFFF, 1, INTC, 0 },
Package() { 0x0000FFFF, 2, INTD, 0 },
Package() { 0x0000FFFF, 3, INTA, 0 },
})
Name (APS5, Package()
{
Package() { 0x0000FFFF, 0, 0, 28 },
Package() { 0x0000FFFF, 1, 0, 29 },
Package() { 0x0000FFFF, 2, 0, 30 },
Package() { 0x0000FFFF, 3, 0, 31 },
})
/* GPP 2 */
Name (PS6, Package()
{
Package() { 0x0000FFFF, 0, INTC, 0 },
Package() { 0x0000FFFF, 1, INTD, 0 },
Package() { 0x0000FFFF, 2, INTA, 0 },
Package() { 0x0000FFFF, 3, INTB, 0 },
})
Name (APS6, Package()
{
Package() { 0x0000FFFF, 0, 0, 32 },
Package() { 0x0000FFFF, 1, 0, 33 },
Package() { 0x0000FFFF, 2, 0, 34 },
Package() { 0x0000FFFF, 3, 0, 35 },
})
/* GPP 3 */
Name (PS7, Package()
{
Package() { 0x0000FFFF, 0, INTD, 0 },
Package() { 0x0000FFFF, 1, INTA, 0 },
Package() { 0x0000FFFF, 2, INTB, 0 },
Package() { 0x0000FFFF, 3, INTC, 0 },
})
Name (APS7, Package()
{
Package() { 0x0000FFFF, 0, 0, 36 },
Package() { 0x0000FFFF, 1, 0, 37 },
Package() { 0x0000FFFF, 2, 0, 38 },
Package() { 0x0000FFFF, 3, 0, 39 },
})
/* GPP 4 */
Name(PS8, Package(){
Package(){0x0000FFFF, 0, INTA, 0 },
Package(){0x0000FFFF, 1, INTB, 0 },
Package(){0x0000FFFF, 2, INTC, 0 },
Package(){0x0000FFFF, 3, INTD, 0 },
})
Name (APS8, Package()
{
Package() { 0x0000FFFF, 0, 0, 40 },
Package() { 0x0000FFFF, 1, 0, 41 },
Package() { 0x0000FFFF, 2, 0, 42 },
Package() { 0x0000FFFF, 3, 0, 43 },
})
|
