1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
#define RC0 ((1<<0)<<8)
#define RC1 ((1<<1)<<8)
#define RC2 ((1<<2)<<8)
#define RC3 ((1<<3)<<8)
#define DIMM0 0xa0
#define DIMM1 0xa2
#define DIMM2 0xa4
#define DIMM3 0xa8
static inline void activate_spd_rom(const struct mem_controller *ctrl)
{
/* dummy */
}
/*
* This function is dedicated to Daniele Frijia <realcosmo@spd-online.de>
*/
static int spd_read_byte(unsigned device, unsigned address)
{
static const unsigned char infinion_512mb_pc2700[0x80] = {
0x80, 0x08, 0x07, 0x0d, 0x0b, 0x01, 0x48, 0x00,
0x04, 0x60, 0x70, 0x02, 0x82, 0x04, 0x04, 0x01,
0x0e, 0x04, 0x0c, 0x01, 0x02, 0x26, 0xc0, 0x75,
0x70, 0x00, 0x00, 0x48, 0x30, 0x48, 0x2a, 0x80,
0x75, 0x75, 0x45, 0x45, 0x00, 0x00, 0x00, 0x00,
0x00, 0x3c, 0x48, 0x30, 0x28, 0x50, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x47,
0xc1, 0x49, 0x4e, 0x46, 0x49, 0x4e, 0x45, 0x4f,
0x53, 0x37, 0x32, 0x44, 0x36, 0x34, 0x33, 0x30,
0x30, 0x47, 0x42, 0x52, 0x36, 0x42, 0x20, 0x20,
0x20, 0x20, 0x20, 0x02, 0x0a, 0x03, 0x21, 0x0d,
0x3d, 0x89, 0xe0, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
};
if ( address >= 0x80 )
return -1;
/* This code is AMD quartet specific.
* DIMM0 and DIMM1 are defines of the original smbus device
* numbers on the quartet. We read them here to see which
* spd rom we should fake.
* Below construct assumes that the first two dimm sockets
* of each cpu hold a 512MB Infinion PC2700 CL2.5 ECC registered
* ddr ram module.
*/
device &= 0xff;
if (device==DIMM0 || device==DIMM1) {
return infinion_512mb_pc2700[address];
}
return -1;
}
|
