1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
config CPU_VIA_C7 bool if CPU_VIA_C7 config CPU_SPECIFIC_OPTIONS def_bool y select ARCH_X86 select UDELAY_TSC select MMX select SSE2 select CACHE_AS_RAM config DCACHE_RAM_BASE hex default 0xffef0000 config DCACHE_RAM_SIZE hex default 0x8000 endif # CPU_VIA_C7