blob: f2bb3346a00eaeedbf1b2118976b0c508f157463 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
# SuperIO SSTD generator
This page describes the common SSDT ACPI generator for SuperIO chips that can
be found in coreboot.
## Functional description
In order to automatically generate ACPI functions you need to add
a new `chip superio/common` and `device pnp xx.0 on` to your devicetree.
The xx denotes the hexadecimal address of the SuperIO.
Place the regular LDN pnp devices behind those two entries.
The code will automatically guess the function based on the decoded
I/O range and ISA IRQ number.
## Example devicetree.cb
This example is based on AST2400.
```
# Add a "container" for proper ACPI code generation
chip superio/common
device pnp 2e.0 on # just for the base device, not for the LDNs
chip superio/aspeed/ast2400
device pnp 2e.0 off end
device pnp 2e.2 on # SUART1
io 0x60 = 0x3f8
irq 0x70 = 4
end
device pnp 2e.3 on # SUART2
io 0x60 = 0x2f8
irq 0x70 = 3
end
device pnp 2e.4 on # SWC
io 0x60 = 0xa00
io 0x62 = 0xa10
io 0x64 = 0xa20
io 0x66 = 0xa30
irq 0x70 = 0
end
end
end
end
```
## TODO
1) Add ACPI HIDs to every SuperIO driver
2) Don't guess ACPI HID of LDNs if it's known
3) Add "enter config" and "exit config" bytes
4) Generate support methods that allow
* Setting resource settings at runtime
* Getting resource settings at runtime
* Disabling LDNs at runtime
|
