/*
*****************************************************************************
*
* This file is part of the coreboot project.
*
* Copyright (C) 2010 Advanced Micro Devices, Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
* ***************************************************************************
*
*/
#pragma pack (push, 1)
#define CIMX_SB_REVISION "1.1.0.6"
#define CIMX_SB_ID "SB80A13"
#ifndef SBCIMx_Version
#define SBCIMx_Version 0x1106
#endif //CIMx_Version
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page SB_POWERON_INIT_Page SB_POWERON_INIT
* @section SB_POWERON_INIT Interface Call
* Initialize structure referenced by AMDSBCFG to default recommended value.
* @subsection SB_POWERON_INIT_CallIn Call Prototype
* @par
* sbPowerOnInit ((AMDSBCFG*) pConfig) (Followed PH Interface)
* @subsection SB_BEFORE_PCI_INIT_CallID Service ID
* @par
*
* SB_POWERON_INIT --> 0x00010001 |
*
* @subsection SB_POWERON_INIT_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection SB_POWERON_INIT_Config Prepare for Configuration Data.
* @par
*
* BUILDPARAM::BiosSize | Required |
* BUILDPARAM::LegacyFree | Required |
* BUILDPARAM::EcKbd | Required |
* BUILDPARAM::Smbus0BaseAddress | Required |
* BUILDPARAM::Smbus1BaseAddress | Required |
* BUILDPARAM::SioPmeBaseAddress | Required |
* BUILDPARAM::WatchDogTimerBase | Required |
* BUILDPARAM::GecShadowRomBase | Required |
* BUILDPARAM::SpiRomBaseAddress | Required |
* BUILDPARAM::AcpiPm1EvtBlkAddr | Required |
* BUILDPARAM::AcpiPm1CntBlkAddr | Required |
* BUILDPARAM::AcpiPmTmrBlkAddr | Required |
* BUILDPARAM::CpuControlBlkAddr | Required |
* BUILDPARAM::AcpiGpe0BlkAddr | Required |
* BUILDPARAM::SmiCmdPortAddr | Required |
* BUILDPARAM::AcpiPmaCntBlkAddr | Required |
* SATAST::SataController | Required |
* SATAST::SataIdeCombinedMode | Required |
*
*
*/
#define SB_POWERON_INIT 0x00010001
#define OUTDEBUG_PORT 0x00010002
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page SB_BEFORE_PCI_INIT_Page SB_BEFORE_PCI_INIT
* @section SB_BEFORE_PCI_INIT Interface Call
* Initialize structure referenced by AMDSBCFG to default recommended value.
* @subsection SB_BEFORE_PCI_INIT_CallIn Call Prototype
* @par
* sbBeforePciInit ((AMDSBCFG*)pConfig) (Followed PH Interface)
* @subsection SB_BEFORE_PCI_INIT_CallID Service ID
* @par
*
* SB_BEFORE_PCI_INIT --> 0x00010010 |
*
* @subsection SB_BEFORE_PCI_INIT_CallOut Prepare for Callout
* @par
*
* @ref CB_SBGPP_RESET_ASSERT_Page "CB_SBGPP_RESET_ASSERT" |
* @ref CB_SBGPP_RESET_DEASSERT_Page "CB_SBGPP_RESET_DEASSERT" |
*
* @subsection SB_BEFORE_PCI_INIT_Config Prepare for Configuration Data.
* @par
*
* SATAST::SataController | Required |
* SATAST::SataIdeCombinedMode | Required |
* AMDSBCFG::SataClass | Required |
* AMDSBCFG::SataIdeMode | Required |
* AMDSBCFG::USBDeviceConfig | Required |
* AMDSBCFG::GecConfig | Required |
* AMDSBCFG::AzaliaController | Required |
* AMDSBCFG::PciClks | Required |
* BUILDPARAM::SataIDESsid | Optional |
* BUILDPARAM::SataRAID5Ssid | Optional |
* BUILDPARAM::SataRAIDSsid | Optional |
* BUILDPARAM::SataAHCISsid | Optional |
* BUILDPARAM::SmbusSsid | Optional |
* BUILDPARAM::LpcSsid | Optional |
* BUILDPARAM::PCIBSsid | Optional |
*
*
*/
#define SB_BEFORE_PCI_INIT 0x00010010
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page SB_AFTER_PCI_INIT_Page SB_AFTER_PCI_INIT
* @section SB_AFTER_PCI_INIT Interface Call
* Initialize structure referenced by AMDSBCFG to default recommended value.
* @subsection SB_AFTER_PCI_INIT_CallIn Call Prototype
* @par
* sbAfterPciInit ((AMDSBCFG*)pConfig) (Followed PH Interface)
* @subsection SB_AFTER_PCI_INIT_CallID Service ID
* @par
*
* SB_AFTER_PCI_INIT --> 0x00010020 |
*
* @subsection SB_AFTER_PCI_INIT_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection SB_AFTER_PCI_INIT_Config Prepare for Configuration Data.
* @par
*
* SATAST::SataController | Required |
* SATAST::SataIdeCombinedMode | Required |
* AMDSBCFG::SataClass | Required |
* AMDSBCFG::SataEspPort | Required |
* AMDSBCFG::AzaliaController | Required |
* AMDSBCFG::AzaliaPinCfg | Required |
* AMDSBCFG::AzaliaSdinPin | Required |
* BUILDPARAM::OhciSsid | Optional |
* BUILDPARAM::Ohci4Ssid | Optional |
* BUILDPARAM::EhciSsid | Optional |
* BUILDPARAM::AzaliaSsid | Optional |
*
*
*/
#define SB_AFTER_PCI_INIT 0x00010020
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page SB_MID_POST_INIT_Page SB_MID_POST_INIT
* @section SB_MID_POST_INIT Interface Call
* Initialize structure referenced by AMDSBCFG to default recommended value.
* @subsection SB_MID_POST_INIT_CallIn Call Prototype
* @par
* sbMidPostInit ((AMDSBCFG*)pConfig) (Followed PH Interface)
* @subsection SB_MID_POST_INIT_CallID Service ID
* @par
*
* SB_MID_POST_INIT --> 0x00010021 |
*
* @subsection SB_MID_POST_INIT_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection SB_MID_POST_INIT_Config Prepare for Configuration Data.
* @par
*
* SATAST::SataController | Required |
* AMDSBCFG::SataClass | Required |
*
*
*/
#define SB_MID_POST_INIT 0x00010021
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page SB_LATE_POST_INIT_Page SB_LATE_POST_INIT
* @section SB_LATE_POST_INIT Interface Call
* Initialize structure referenced by AMDSBCFG to default recommended value.
* @subsection SB_LATE_POST_INIT_CallIn Call Prototype
* @par
* sbLatePost ((AMDSBCFG*)pConfig) (Followed PH Interface)
* @subsection SB_LATE_POST_INIT_CallID Service ID
* @par
*
* SB_LATE_POST_INIT --> 0x00010030 |
*
* @subsection SB_LATE_POST_INIT_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection SB_LATE_POST_INIT_Config Prepare for Configuration Data.
* @par
*
* SATAST::SataController | Required |
* SATAST::SataIdeCombinedMode | Required |
* AMDSBCFG::SataClass | Required |
*
*
*/
#define SB_LATE_POST_INIT 0x00010030
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page SB_BEFORE_PCI_RESTORE_INIT_Page SB_BEFORE_PCI_RESTORE_INIT
* @section SB_BEFORE_PCI_RESTORE_INIT Interface Call
* Initialize structure referenced by AMDSBCFG to default recommended value.
* @subsection SB_BEFORE_PCI_RESTORE_INIT_CallIn Call Prototype
* @par
* sbBeforePciRestoreInit ((AMDSBCFG*)pConfig) (Followed PH Interface)
* @subsection SB_BEFORE_PCI_RESTORE_INIT_CallID Service ID
* @par
*
* SB_BEFORE_PCI_RESTORE_INIT --> 0x00010040 |
*
* @subsection SB_BEFORE_PCI_RESTORE_INIT_CallOut Prepare for Callout
* @par
*
* @ref CB_SBGPP_RESET_ASSERT_Page "CB_SBGPP_RESET_ASSERT" |
* @ref CB_SBGPP_RESET_DEASSERT_Page "CB_SBGPP_RESET_DEASSERT" |
*
* @subsection SB_BEFORE_PCI_RESTORE_INIT_Config Prepare for Configuration Data.
* @par
*
* SATAST::SataController | Required |
* SATAST::SataIdeCombinedMode | Required |
* AMDSBCFG::SataClass | Required |
* AMDSBCFG::SataIdeMode | Required |
* AMDSBCFG::USBDeviceConfig | Required |
* AMDSBCFG::GecConfig | Required |
* AMDSBCFG::AzaliaController | Required |
* AMDSBCFG::PciClks | Required |
* BUILDPARAM::SataIDESsid | Optional |
* BUILDPARAM::SataRAID5Ssid | Optional |
* BUILDPARAM::SataRAIDSsid | Optional |
* BUILDPARAM::SataAHCISsid | Optional |
* BUILDPARAM::SmbusSsid | Optional |
* BUILDPARAM::LpcSsid | Optional |
* BUILDPARAM::PCIBSsid | Optional |
*
*
*/
#define SB_BEFORE_PCI_RESTORE_INIT 0x00010040
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page SB_AFTER_PCI_RESTORE_INIT_Page SB_AFTER_PCI_RESTORE_INIT
* @section SB_AFTER_PCI_RESTORE_INIT Interface Call
* Initialize structure referenced by AMDSBCFG to default recommended value.
* @subsection SB_AFTER_PCI_RESTORE_INIT_CallIn Call Prototype
* @par
* sbAfterPciRestoreInit ((AMDSBCFG*)pConfig) (Followed PH Interface)
* @subsection SB_AFTER_PCI_RESTORE_INIT_CallID Service ID
* @par
*
* SB_AFTER_PCI_RESTORE_INIT --> 0x00010050 |
*
* @subsection SB_AFTER_PCI_RESTORE_INIT_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection SB_AFTER_PCI_RESTORE_INIT_Config Prepare for Configuration Data.
* @par
*
* SATAST::SataController | Required |
* SATAST::SataIdeCombinedMode | Required |
* AMDSBCFG::SataClass | Required |
* AMDSBCFG::SataEspPort | Required |
* AMDSBCFG::AzaliaController | Required |
* AMDSBCFG::AzaliaPinCfg | Required |
* AMDSBCFG::AzaliaSdinPin | Required |
* BUILDPARAM::OhciSsid | Optional |
* BUILDPARAM::Ohci4Ssid | Optional |
* BUILDPARAM::EhciSsid | Optional |
* BUILDPARAM::AzaliaSsid | Optional |
*
*
*/
#define SB_AFTER_PCI_RESTORE_INIT 0x00010050
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page SB_SMM_SERVICE_Page SB_SMM_SERVICE
* @section SB_SMM_SERVICE Interface Call
* Initialize structure referenced by AMDSBCFG to default recommended value.
* @subsection SB_SMM_SERVICE_CallIn Call Prototype
* @par
* sbSmmService ((AMDSBCFG*)pConfig) (Followed PH Interface)
* @subsection SB_SMM_SERVICE_CallID Service ID
* @par
*
* SB_SMM_SERVICE --> 0x00010060 |
*
* @subsection SB_SMM_SERVICE_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection SB_SMM_SERVICE_Config Prepare for Configuration Data.
* @par
* Not necessary on current implementation
*
*/
#define SB_SMM_SERVICE 0x00010060
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page SB_SMM_ACPION_Page SB_SMM_ACPION
* @section SB_SMM_ACPION Interface Call
* Initialize structure referenced by AMDSBCFG to default recommended value.
* @subsection SB_SMM_ACPION_CallIn Call Prototype
* @par
* sbSmmAcpiOn ((AMDSBCFG*)pConfig) (Followed PH Interface)
* @subsection SB_SMM_ACPION_CallID Service ID
* @par
*
* SB_SMM_ACPION --> 0x00010061 |
*
* @subsection SB_SMM_ACPION_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection SB_SMM_ACPION_Config Prepare for Configuration Data.
* @par
* Not necessary on current implementation
*
*/
#define SB_SMM_ACPION 0x00010061
#define SB_EC_FANCONTROL 0x00010070
#ifndef OEM_CALLBACK_BASE
#define OEM_CALLBACK_BASE 0x00010100
#endif
//0x00 - 0x0F callback functions are reserved for bootblock
#define SATA_PHY_PROGRAMMING OEM_CALLBACK_BASE + 0x10
#define PULL_UP_PULL_DOWN_SETTINGS OEM_CALLBACK_BASE + 0x20
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page CB_SBGPP_RESET_ASSERT_Page CB_SBGPP_RESET_ASSERT
* @section CB_SBGPP_RESET_ASSERT Interface Call
* Initialize structure referenced by AMDSBCFG to default recommended value.
* @subsection CB_SBGPP_RESET_ASSERT_CallID Service ID
* @par
*
* CB_SBGPP_RESET_ASSERT --> 0x00010130 |
*
* @subsection CB_SBGPP_RESET_ASSERT_Config Prepare for Configuration Data.
* @par
* Not necessary on current implementation
*
*/
#define CB_SBGPP_RESET_ASSERT OEM_CALLBACK_BASE + 0x30
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page CB_SBGPP_RESET_DEASSERT_Page CB_SBGPP_RESET_DEASSERT
* @section CB_SBGPP_RESET_DEASSERT Interface Call
* Initialize structure referenced by AMDSBCFG to default recommended value.
* @subsection CB_SBGPP_RESET_DEASSERT _CallID Service ID
* @par
*
* CB_SBGPP_RESET_DEASSERT --> 0x00010131 |
*
* @subsection CB_SBGPP_RESET_DEASSERT _Config Prepare for Configuration Data.
* @par
* Not necessary on current implementation
*
*/
#define CB_SBGPP_RESET_DEASSERT OEM_CALLBACK_BASE + 0x31
#define IMC_FIRMWARE_FAIL OEM_CALLBACK_BASE + 0x40
#define CFG_ADDR_PORT 0xCF8
#define CFG_DATA_PORT 0xCFC
#define ALINK_ACCESS_INDEX 0x0CD8
#define ALINK_ACCESS_DATA ALINK_ACCESS_INDEX + 4
/*------------------------------------------------------------------
; I/O Base Address - Should be set by host BIOS
;------------------------------------------------------------------ */
#define DELAY_PORT 0x0E0
/*------------------------------------------------------------------
; Fuse ID and minor ID of efuse bits
;------------------------------------------------------------------ */
#define FUSE_ID_EFUSE_LOC 0x1F // efuse bits 248-255
#define MINOR_ID_EFUSE_LOC 0x1E // efuse bits 240-247
#define M1_D1_FUSE_ID 0x70
#define M1_MINOR_ID 0x02
/*------------------------------------------------------------------
; DEBUG_PORT = 8-bit I/O Port Address for POST Code Display
;------------------------------------------------------------------ */
// ASIC VendorID and DeviceIDs
#define AMD_SB_VID 0x1002
#define SB_DEVICE_ID 0x4385 /* AMD ER SB800 */
#define V_SB_SATA_VID AMD_SB_VID // dev 17 Func 0
#define V_SB_SATA_DID 0x4390
#define V_SB_SATA_AHCI_DID 0x4391
#define V_SB_SATA_RAID_DID 0x4392
#define V_SB_SATA_RAID5_DID 0x4393
#define V_SB_USB_OHCI_VID AMD_SB_VID // dev 18 Func 0, dev 19 Func 0, dev 22 Func 0
#define V_SB_USB_OHCI_DID 0x4397
#define V_SB_USB_EHCI_VID AMD_SB_VID // dev 18 Func 2, dev 19 Func 2, dev 22 Func 2
#define V_SB_USB_EHCI_DID 0x4396
#define V_SB_SMBUS_VID AMD_SB_VID // dev 20 Func 0
#define V_SB_SMBUS_DID 0x4385
#define V_SB_IDE_VID AMD_SB_VID // dev 20 Func 1
#define V_SB_IDE_DID 0x439C
#define V_SB_AZALIA_VID AMD_SB_VID // dev 20 Func 2
#define V_SB_AZALIA_DID 0x4383
#define V_SB_LPC_VID AMD_SB_VID // dev 20 Func 3
#define V_SB_LPC_DID 0x439D
#define V_SB_PCIB_VID AMD_SB_VID // dev 20 Func 4
#define V_SB_PCIB_DID 0x4384
#define V_SB_USB_OHCIF_VID AMD_SB_VID // dev 20 Func 5
#define V_SB_USB_OHCIF_DID 0x4399
#define V_SB_NIC_VID 0x14E4 // dev 20 Func 6
#define V_SB_NIC_DID 0x1699
//Misc
#define ACPI_SMI_CMD_PORT 0xB0
#define ACPI_SMI_DATA_PORT 0xB1
#define R_SB_ACPI_PM1_STATUS 0x00
#define R_SB_ACPI_PM1_ENABLE 0x02
#define R_SB_ACPI_PM_CONTROL 0x04
#define R_SB_ACPI_EVENT_STATUS 0x20
#define R_SB_ACPI_EVENT_ENABLE 0x24
#define R_SB_PM_ACPI_PMA_CNT_BLK_LO 0x2C
#define SATA_BUS_DEV_FUN ((0x11 << 3) + 0)
#define SB_SATA1_BUS 0
#define SB_SATA1_DEV 17
#define SB_SATA1_FUNC 0
#define FC_BUS_DEV_FUN ((0x11 << 3) + 1)
#define USB1_OHCI_BUS_DEV_FUN ((0x12 << 3) + 0) // PORT 0-4
#define SB_OHCI1_BUS 0
#define SB_OHCI1_DEV 18
#define SB_OHCI1_FUNC 0
#define USB2_OHCI_BUS_DEV_FUN ((0x13 << 3) + 0) // PORT 5-9
#define SB_OHCI2_BUS 0
#define SB_OHCI2_DEV 19
#define SB_OHCI2_FUNC 0
#define USB3_OHCI_BUS_DEV_FUN ((0x16 << 3) + 0) // PORT 10-13
#define SB_OHCI3_BUS 0
#define SB_OHCI3_DEV 22
#define SB_OHCI3_FUNC 0
#define USB1_EHCI_BUS_DEV_FUN ((0x12 << 3) + 2) // PORT 0-4
#define SB_EHCI1_BUS 0
#define SB_EHCI1_DEV 18
#define SB_EHCI1_FUNC 2
#define USB2_EHCI_BUS_DEV_FUN ((0x13 << 3) + 2) // PORT 5-9
#define SB_EHCI2_BUS 0
#define SB_EHCI2_DEV 19
#define SB_EHCI2_FUNC 2
#define USB3_EHCI_BUS_DEV_FUN ((0x16 << 3) + 2) // PORT 10-13
#define SB_EHCI3_BUS 0
#define SB_EHCI3_DEV 22
#define SB_EHCI3_FUNC 2
#define SMBUS_BUS_DEV_FUN ((0x14 << 3) + 0)
#define SB_ISA_BUS 0
#define SB_ISA_DEV 20
#define SB_ISA_FUNC 0
#define IDE_BUS_DEV_FUN ((0x14 << 3) + 1)
#define SB_IDE_BUS 0
#define SB_IDE_DEV 20
#define SB_IDE_FUNC 1
#define AZALIA_BUS_DEV_FUN ((0x14 << 3) + 2)
#define SB_AZALIA_BUS 0
#define SB_AZALIA_DEV 20
#define SB_AZALIA_FUNC 2
#define LPC_BUS_DEV_FUN ((0x14 << 3) + 3)
#define SB_LPC_BUS 0
#define SB_LPC_DEV 20
#define SB_LPC_FUNC 3
#define PCIB_BUS_DEV_FUN ((0x14 << 3) + 4) // P2P in SB700
#define SB_PCI_BUS 0
#define SB_PCI_DEV 20
#define SB_PCI_FUNC 4
#define USB4_OHCI_BUS_DEV_FUN ((0x14 << 3) + 5) // PORT FL0 - FL1
#define SB_OHCI4_BUS 0
#define SB_OHCI4_DEV 20
#define SB_OHCI4_FUNC 5
//Gigabyte Ethernet Controller
#define GEC_BUS_DEV_FUN ((0x14 << 3) + 6)
#define SB_GBEC_BUS 0
#define SB_GBEC_DEV 20
#define SB_GBEC_FUNC 6
#define SB_GPP_BUS 0
#define SB_GPP_DEV 21
#define SB_GPP_FUNC 0
#define GPP0_BUS_DEV_FUN ((0x15 << 3) + 0) // GPP P2P bridge PORT0
#define GPP1_BUS_DEV_FUN ((0x15 << 3) + 1) // GPP P2P bridge PORT1
#define GPP2_BUS_DEV_FUN ((0x15 << 3) + 2) // GPP P2P bridge PORT2
#define GPP3_BUS_DEV_FUN ((0x15 << 3) + 3) // GPP P2P bridge PORT3
#define ACPI_MMIO_BASE 0xFED80000
#define SB_CFG_BASE 0x000 // DWORD
#define GPIO_BASE 0x100 // BYTE
#define SMI_BASE 0x200 // DWORD
#define PMIO_BASE 0x300 // DWORD
#define PMIO2_BASE 0x400 // BYTE
#define BIOS_RAM_BASE 0x500 // BYTE
#define CMOS_RAM_BASE 0x600 // BYTE
#define CMOS_BASE 0x700 // BYTE
#define ASF_BASE 0x900 // DWORD
#define SMBUS_BASE 0xA00 // DWORD
#define WATCHDOG_BASE 0xB00 // ??
#define HPET_BASE 0xC00 // DWORD
#define IOMUX_BASE 0xD00 // BYTE
#define MISC_BASE 0xE00
#define GPP_EFUSE_LOCATION 0x14 // bit 160
#define GPP_GEN2_EFUSE_BIT BIT0
// RegSpace field (AB_INDEX[31:29]
#define AXINDC 0 // AXINDC
#define AXINDP 2 // AXINDP
#define ABCFG 6 // ABCFG
#define AXCFG 4 // AXCFG
#define RCINDXC 1 // PCIEIND
#define RCINDXP 3 // PCIEIND_P
#define SBTEMP_BUS 8
#define GPP_DEV_NUM 21 //?? Code style different
#define MAX_GPP_PORTS 4
#ifndef TRUE
#define TRUE 1
#endif
#ifndef FALSE
#define FALSE 0
#endif
//
// ABCFG Registers
//
#define SB_ABCFG_REG00 0x00 // VENDOR ID
#define SB_ABCFG_REG08 0x08 // REVISION ID
#define SB_ABCFG_REG40 0x40 // BL_EVENTCNT0LO
#define SB_ABCFG_REG44 0x44 // BL_EVENTCNT1LO
#define SB_ABCFG_REG48 0x48 // BL_EVENTCNTSEL
#define SB_ABCFG_REG4A 0x4A // BL_EVENTCNT0HI
#define SB_ABCFG_REG4B 0x4B // BL_EVENTCNT1HI
#define SB_ABCFG_REG4C 0x4C // BL_EVENTCNTCTL
#define SB_ABCFG_REG50 0x50 // MISCCTL_50
#define SB_ABCFG_REG54 0x54 // MISCCTL_54
#define SB_ABCFG_REG58 0x58 // BL RAB CONTROL
#define SB_ABCFG_REG60 0x60 // LINKWIDTH_CTL
#define SB_ABCFG_REG64 0x64 // LINKWIDTH_UP_INTERVAL
#define SB_ABCFG_REG68 0x68 // LINKWIDTH_DN_INVERVAL
#define SB_ABCFG_REG6C 0x6C // LINKWIDTH_UPSTREAM_DWORDS
#define SB_ABCFG_REG70 0x70 // LINKWIDTH_DOWNSTREAM_DWORDS
#define SB_ABCFG_REG74 0x74 // LINKWIDTH_THRESHOLD_INCREASE
#define SB_ABCFG_REG78 0x78 // LINKWIDTH_THRESHOLD_DECREASE
#define SB_ABCFG_REG80 0x80 // BL DMA PREFETCH CONTROL
#define SB_ABCFG_REG88 0x88 //
#define SB_ABCFG_REG90 0x90 // BIF CONTROL 0
#define SB_ABCFG_REG94 0x94 // MSI CONTROL
#define SB_ABCFG_REG98 0x98 // BIF CONTROL 1
#define SB_ABCFG_REG9C 0x9C // MISCCTL_9C
#define SB_ABCFG_REGA0 0xA0 // BIF PHY CONTROL ENABLE
#define SB_ABCFG_REGA4 0xA4 // BIF PHY CONTROL A4
#define SB_ABCFG_REGA8 0xA8 // BIF PHY CONTROL A8
#define SB_ABCFG_REGB0 0xB0 // HYPERFLASH-PCIE PORT MAPPING
#define SB_ABCFG_REGC0 0xC0 // PCIE_GPP_ENABLE
#define SB_ABCFG_REGC4 0xC4 // PCIE_P2P_INT_MAP
#define SB_ABCFG_REGD0 0xD0 // MCTP_VDM_TX_FIFO_DATA
#define SB_ABCFG_REGD4 0xD4 // MCTP_VMD_TX_CONTROL
#define SB_ABCFG_REGE0 0xE0 // MCTP_VDM_RX_FIFO_DATA
#define SB_ABCFG_REGE4 0xE4 // MCTP_VDM_RX_FIFO_STATUS
#define SB_ABCFG_REGEC 0xEC // MCTP_VDM_CONTROL
#define SB_ABCFG_REGF0 0xF0 // GPP_UPSTREAM_CONTROL
#define SB_ABCFG_REGFC 0xFC // SB_TRAP_CONTROL
#define SB_ABCFG_REG100 0x100 // SB_TRAP0_ADDRL
#define SB_ABCFG_REG104 0x104 // SB_TRAP0_ADDRH
#define SB_ABCFG_REG108 0x108 // SB_TRAP0_CMD
#define SB_ABCFG_REG10C 0x10C // SB_TRAP1_DATA
#define SB_ABCFG_REG110 0x110 // SB_TRAP1_ADDRL
#define SB_ABCFG_REG114 0x114 // SB_TRAP1_ADDRH
#define SB_ABCFG_REG118 0x118 // SB_TRAP1_CMD
#define SB_ABCFG_REG11C 0x11C // SB_TRAP1_DATA
#define SB_ABCFG_REG120 0x120 // SB_TRAP2_ADDRL
#define SB_ABCFG_REG124 0x124 // SB_TRAP2_ADDRH
#define SB_ABCFG_REG128 0x128 // SB_TRAP2_CMD
#define SB_ABCFG_REG12C 0x12C // SB_TRAP2_DATA
#define SB_ABCFG_REG130 0x130 // SB_TRAP3_ADDRL
#define SB_ABCFG_REG134 0x134 // SB_TRAP3_ADDRH
#define SB_ABCFG_REG138 0x138 // SB_TRAP3_CMD
#define SB_ABCFG_REG13C 0x13C // SB_TRAP3_DATA
#define SB_ABCFG_REG300 0x300 // MCTP_VDM_RX_SMI_CONTROL
#define SB_ABCFG_REG310 0x310 // BIF_GPP_STRAP_SYSTEM_0
#define SB_ABCFG_REG314 0x314 // BIF_GPP_STRAP_SYSTEM_1
#define SB_ABCFG_REG31C 0x31C // BIF_GPP_STRAP_LINK_CONTROL_0
#define SB_ABCFG_REG320 0x320 // BIF_GPP_STRAP_LINK_CONTROL_LANE_A
#define SB_ABCFG_REG324 0x324 // BIF_GPP_STRAP_LINK_CONTROL_LANE_B
#define SB_ABCFG_REG328 0x328 // BIF_GPP_STRAP_LINK_CONTROL_LANE_C
#define SB_ABCFG_REG32C 0x32C // BIF_GPP_STRAP_LINK_CONTROL_LANE_D
#define SB_ABCFG_REG330 0x330 // BIF_GPP_STRAP_BIF_0
#define SB_ABCFG_REG334 0x334 // BIF_GPP_STRAP_BIF_1
#define SB_ABCFG_REG338 0x338 // BIF_GPP_STRAP_BIF_2
#define SB_ABCFG_REG340 0x340 // BIF_GPP_STRAP_BIF_LANE_A
#define SB_ABCFG_REG344 0x344 // BIF_GPP_STRAP_BIF_LANE_B
#define SB_ABCFG_REG348 0x348 // BIF_GPP_STRAP_BIF_LANE_C
#define SB_ABCFG_REG34C 0x34C // BIF_GPP_STRAP_BIF_LANE_D
#define SB_ABCFG_REG350 0x350 // BIF_GPP_STRAP_PHY_LOGICAL _0
#define SB_ABCFG_REG354 0x354 // BIF_GPP_STRAP_PHY_LOGICAL _1
#define SB_ABCFG_REG404 0x404 // GPP0_SHADOW_COMMAND
#define SB_ABCFG_REG418 0x418 // GPP0_SHADOW_BUS_NUMBER
#define SB_ABCFG_REG41C 0x41C // GPP0_SHADOW_IO_LIMIT_BASE
#define SB_ABCFG_REG420 0x420 // GPP0_SHADOW_MEM_LIMIT_BASE
#define SB_ABCFG_REG424 0x424 // GPP0_SHADOW_PREF_MEM_LIMIT_BASE
#define SB_ABCFG_REG428 0x428 // GPP0_SHADOW_PREF_MEM_BASE_UPPER
#define SB_ABCFG_REG42C 0x42C // GPP0_SHADOW_PREF_MEM_LIMIT_UPPER
#define SB_ABCFG_REG430 0x430 // GPP0_SHADOW_IO_LIMIT_BASE_UPPER
#define SB_ABCFG_REG43C 0x43C // GPP0_SHADOW_BRIDGE_CONTROL
#define SB_ABCFG_REG444 0x444 // GPP1_SHADOW_COMMAND
#define SB_ABCFG_REG458 0x458 // GPP1_SHADOW_BUS_NUMBER
#define SB_ABCFG_REG45C 0x45C // GPP1_SHADOW_IO_LIMIT_BASE
#define SB_ABCFG_REG460 0x460 // GPP1_SHADOW_MEM_LIMIT_BASE
#define SB_ABCFG_REG464 0x464 // GPP1_SHADOW_PREF_MEM_LIMIT_BASE
#define SB_ABCFG_REG468 0x468 // GPP1_SHADOW_PREF_MEM_BASE_UPPER
#define SB_ABCFG_REG46C 0x46C // GPP1_SHADOW_PREF_MEM_LIMIT_UPPER
#define SB_ABCFG_REG470 0x470 // GPP1_SHADOW_IO_LIMIT_BASE_UPPER
#define SB_ABCFG_REG47C 0x47C // GPP1_SHADOW_BRIDGE_CONTROL
#define SB_ABCFG_REG484 0x484 // GPP2_SHADOW_COMMAND
#define SB_ABCFG_REG498 0x498 // GPP2_SHADOW_BUS_NUMBER
#define SB_ABCFG_REG49C 0x49C // GPP2_SHADOW_IO_LIMIT_BASE
#define SB_ABCFG_REG4A0 0x4A0 // GPP2_SHADOW_MEM_LIMIT_BASE
#define SB_ABCFG_REG4A4 0x4A4 // GPP2_SHADOW_PREF_MEM_LIMIT_BASE
#define SB_ABCFG_REG4A8 0x4A8 // GPP2_SHADOW_PREF_MEM_BASE_UPPER
#define SB_ABCFG_REG4AC 0x4AC // GPP2_SHADOW_PREF_MEM_LIMIT_UPPER
#define SB_ABCFG_REG4B0 0x4B0 // GPP2_SHADOW_IO_LIMIT_BASE_UPPER
#define SB_ABCFG_REG4BC 0x4BC // GPP2_SHADOW_BRIDGE_CONTROL
#define SB_ABCFG_REG4C4 0x4C4 // GPP3_SHADOW_COMMAND
#define SB_ABCFG_REG4D8 0x4D8 // GPP3_SHADOW_BUS_NUMBER
#define SB_ABCFG_REG4DC 0x4DC // GPP3_SHADOW_IO_LIMIT_BASE
#define SB_ABCFG_REG4E0 0x4E0 // GPP3_SHADOW_MEM_LIMIT_BASE
#define SB_ABCFG_REG4E4 0x4E4 // GPP3_SHADOW_PREF_MEM_LIMIT_BASE
#define SB_ABCFG_REG4E8 0x4E8 // GPP3_SHADOW_PREF_MEM_BASE_UPPER
#define SB_ABCFG_REG4EC 0x4EC // GPP3_SHADOW_PREF_MEM_LIMIT_UPPER
#define SB_ABCFG_REG4F0 0x4F0 // GPP3_SHADOW_IO_LIMIT_BASE_UPPER
#define SB_ABCFG_REG4FC 0x4FC // GPP3_SHADOW_BRIDGE_CONTROL
#define SB_ABCFG_REG10040 0x10040 // AL_EVENTCNT0LO
#define SB_ABCFG_REG10044 0x10044 // AL_EVENTCNT1LO
#define SB_ABCFG_REG10048 0x10048 // AL_EVENTCNTSEL
#define SB_ABCFG_REG1004A 0x1004A // AL_EVENTCNT0HI
#define SB_ABCFG_REG1004B 0x1004B // AL_EVENTCNT1HI
#define SB_ABCFG_REG1004C 0x1004C // AL_EVENTCNTCTL
#define SB_ABCFG_REG10050 0x10050 // MISCCTL_10050
#define SB_ABCFG_REG10054 0x10054 // AL_ARB_CTL
#define SB_ABCFG_REG10056 0x10056 // AL_CLK_CTL
#define SB_ABCFG_REG10058 0x10058 // AL RAB CONTROL
#define SB_ABCFG_REG1005C 0x1005C // AL MLT CONTROL
#define SB_ABCFG_REG10060 0x10060 // AL DMA PREFETCH ENABLE
#define SB_ABCFG_REG10064 0x10064 // AL DMA PREFETCH FLUSH CONTROL
#define SB_ABCFG_REG10068 0x10068 // AL PREFETCH LIMIT
#define SB_ABCFG_REG1006C 0x1006C // AL DMA PREFETCH CONTROL
#define SB_ABCFG_REG10070 0x10070 // MISCCTL_10070
#define SB_ABCFG_REG10080 0x10080 // CLKMUXSTATUS
#define SB_ABCFG_REG10090 0x10090 // BIF CONTROL 0
#define SB_ABCFG_REG1009C 0x1009C // MISCCTL_1009C
//
// RCINDX_P Registers
//
#define SB_RCINDXP_REG01 0x01 | RCINDXP << 29 // PCIEP_SCRATCH
#define SB_RCINDXP_REG10 0x10 | RCINDXP << 29 //
#define SB_RCINDXP_REG20 0x20 | RCINDXP << 29 // PCIE_TX_CNTL
#define SB_RCINDXP_REG50 0x50 | RCINDXP << 29 // PCIE_P_PORT_LANE_STATUS
#define SB_RCINDXP_REG70 0x70 | RCINDXP << 29 // PCIE_RX_CNTL
#define SB_RCINDXP_REGA0 0xA0 | RCINDXP << 29 // PCIE_LC_CNTL
#define SB_RCINDXP_REGA1 0xA1 | RCINDXP << 29 // PCIE_LC_TRAINING_CNTL
#define SB_RCINDXP_REGA2 0xA2 | RCINDXP << 29 //
#define SB_RCINDXP_REGA4 0xA4 | RCINDXP << 29 //
#define SB_RCINDXP_REGA5 0xA5 | RCINDXP << 29 // PCIE_LC_STATE0
#define SB_RCINDXP_REGC0 0xC0 | RCINDXP << 29 //
//
// RCINDX_C Registers
//
#define SB_RCINDXC_REG02 0x02 | RCINDXC << 29 // PCIE_HW_DEBUG
#define SB_RCINDXC_REG10 0x10 | RCINDXC << 29 // PCIE_CNTL
#define SB_RCINDXC_REGC1 0xC1 | RCINDXC << 29 //
//
// AXINDC Registers
//
#define SB_AX_INDXC_REG02 0x02 // PCIEP_HW_DEBUG
#define SB_AX_INDXC_REG10 0x10
#define SB_AX_INDXC_REG30 0x30
#define SB_AX_DATAC_REG34 0x34
#define SB_AX_INDXP_REG38 0x38
#define SB_AX_DATAP_REG3C 0x3C
#define SB_AX_INDXC_REG40 0x40 | AXINDC << 29
#define SB_AX_INDXC_REGA4 0xA4 | AXINDC << 29
#define SB_AX_INDXP_REGA0 0xA0 | AXINDP << 29
#define SB_AX_INDXP_REGA4 0xA4 | AXINDP << 29
#define SB_AX_INDXP_REGB1 0xB1 | AXINDP << 29
#define SB_AX_CFG_REG88 0x88 | AXCFG << 29
#define AX_INDXC 0
#define AX_INDXP 1
#define SB_AB_REG04 0x04
#define SB_AB_REG40 0x40
#define RC_INDXC_REG40 0x40 | RCINDXC << 29
#define RC_INDXC_REG65 0x65 | RCINDXC << 29
//
// SATA Device 0x4390 (IDE)
// 0x4391 (AHCI)
// 0x4392 (AHCI/RAID Promise with RAID driver)
// 0x4393 (RAID5)
// 0x4394/0x4395 (SATA HyperFlash OneNand support/SATA HyperFlash-PCIe support)
// Device 17 (0x11) Func 0
//
//Sata Controller Mode
#define NATIVE_IDE_MODE 0
#define RAID_MODE 1
#define AHCI_MODE 2
#define LEGACY_IDE_MODE 3
#define IDE_TO_AHCI_MODE 4
#define AHCI_MODE_4394 5
#define IDE_TO_AHCI_MODE_4394 6
//Sata Port Configuration
#define SIX_PORTS 0
#define FOUR_PORTS 1
#define SATA_EFUSE_LOCATION 0x10 // EFUSE bit 133
#define SATA_FIS_BASE_EFUSE_LOC 0x15 // EFUSE bit 169
#define SATA_EFUSE_BIT 0x20 //
#define SB_SATA_REG00 0x000 // Vendor ID - R- 16 bits
#define SB_SATA_REG02 0x002 // Device ID - RW -16 bits
#define SB_SATA_REG04 0x004 // PCI Command - RW - 16 bits
#define SB_SATA_REG06 0x006 // PCI Status - RW - 16 bits
#define SB_SATA_REG08 0x008 // Revision ID/PCI Class Code - R - 32 bits - Offset: 08
#define SB_SATA_REG0C 0x00C // Cache Line Size - R/W - 8bits
#define SB_SATA_REG0D 0x00D // Latency Timer - RW - 8 bits
#define SB_SATA_REG0E 0x00E // Header Type - R - 8 bits
#define SB_SATA_REG0F 0x00F // BIST - R - 8 bits
#define SB_SATA_REG10 0x010 // Base Address Register 0 - RW - 32 bits
#define SB_SATA_REG14 0x014 // Base Address Register 1 - RW- 32 bits
#define SB_SATA_REG18 0x018 // Base Address Register 2 - RW - 32 bits
#define SB_SATA_REG1C 0x01C // Base Address Register 3 - RW - 32 bits
#define SB_SATA_REG20 0x020 // Base Address Register 4 - RW - 32 bits
#define SB_SATA_REG24 0x024 // Base Address Register 5 - RW - 32 bits
#define SB_SATA_REG2C 0x02C // Subsystem Vendor ID - R - 16 bits
#define SB_SATA_REG2D 0x02D // Subsystem ID - R - 16 bits
#define SB_SATA_REG30 0x030 // Expansion ROM Base Address - 32 bits
#define SB_SATA_REG34 0x034 // Capabilities Pointer - R - 32 bits
#define SB_SATA_REG3C 0x03C // Interrupt Line - RW - 8 bits
#define SB_SATA_REG3D 0x03D // Interrupt Pin - R - 8 bits
#define SB_SATA_REG3E 0x03E // Min Grant - R - 8 bits
#define SB_SATA_REG3F 0x03F // Max Latency - R - 8 bits
#define SB_SATA_REG40 0x040 // Configuration - RW - 32 bits
#define SB_SATA_REG44 0x044 // Software Data Register - RW - 32 bits
#define SB_SATA_REG48 0x048
#define SB_SATA_REG50 0x050 // Message Capability - R - 16 bits
#define SB_SATA_REG52 0x052 // Message Control - R/W - 16 bits
#define SB_SATA_REG54 0x054 // Message Address - R/W - 32 bits
#define SB_SATA_REG58 0x058 // Message Data - R/W - 16 bits
#define SB_SATA_REG5C 0x05C // RAMBIST Control Register - R/W - 8 bits
#define SB_SATA_REG5D 0x05D // RAMBIST Status0 Register - R - 8 bits
#define SB_SATA_REG5E 0x05E // RAMBIST Status1 Register - R - 8 bits
#define SB_SATA_REG60 0x060 // Power Management Capabilities - R - 32 bits
#define SB_SATA_REG64 0x064 // Power Management Control + Status - RW - 32 bits
#define SB_SATA_REG68 0x068 // MSI Program - R/W - 8 bits
#define SB_SATA_REG69 0x069 // PCI Burst Timer - R/W - 8 bits
#define SB_SATA_REG70 0x070 // PCI Bus Master - IDE0 - RW - 32 bits
#define SB_SATA_REG74 0x074 // PRD Table Address - IDE0 - RW - 32 bits
#define SB_SATA_REG78 0x078 // PCI Bus Master - IDE1 - RW - 32 bits
#define SB_SATA_REG7C 0x07C // PRD Table Address - IDE1 - RW - 32 bits
#define SB_SATA_REG80 0x080 // Data Transfer Mode - IDE0 - RW - 32 bits
#define SB_SATA_REG84 0x084 // Data Transfer Mode - IDE1 - RW - 32 bits
#define SB_SATA_REG86 0x086 // PY Global Control
#define SB_SATA_REG87 0x087
#define SB_SATA_REG88 0x088 // PHY Port0 Control - Port0 PY fine tune (0:23)
#define SB_SATA_REG8A 0x08A
#define SB_SATA_REG8C 0x08C // PHY Port1 Control - Port0 PY fine tune (0:23)
#define SB_SATA_REG8E 0x08E
#define SB_SATA_REG90 0x090 // PHY Port2 Control - Port0 PY fine tune (0:23)
#define SB_SATA_REG92 0x092
#define SB_SATA_REG94 0x094 // PHY Port3 Control - Port0 PY fine tune (0:23)
#define SB_SATA_REG96 0x096
#define SB_SATA_REG98 0x098 // EEPROM Memory Address - Command + Status - RW - 32 bits
#define SB_SATA_REG9C 0x09C // EEPROM Memory Data - RW - 32 bits
#define SB_SATA_REGA0 0x0A0 //
#define SB_SATA_REGA4 0x0A4 //
#define SB_SATA_REGA5 0x0A5 //;
#define SB_SATA_REGA8 0x0A8 //
#define SB_SATA_REGAD 0x0AD //;
#define SB_SATA_REGB0 0x0B0 // IDE1 Task File Configuration + Status - RW - 32 bits
#define SB_SATA_REGB5 0x0B5 //;
#define SB_SATA_REGBD 0x0BD //;
#define SB_SATA_REGC0 0x0C0 // BA5 Indirect Address - RW - 32 bits
#define SB_SATA_REGC4 0x0C4 // BA5 Indirect Access - RW - 32 bits
#define SB_SATA_BAR5_REG00 0x000 // PCI Bus Master - IDE0 - RW - 32 bits
#define SB_SATA_BAR5_REG04 0x004 // PRD Table Address - IDE0 - RW - 32 bits
#define SB_SATA_BAR5_REG08 0x008 // PCI Bus Master - IDE1 - RW - 32 bits
#define SB_SATA_BAR5_REG0C 0x00C // PRD Table Address - IDE1 - RW - 32 bits
#define SB_SATA_BAR5_REG10 0x010 // PCI Bus Master2 - IDE0 - RW - 32 bits
#define SB_SATA_BAR5_REG18 0x018 // PCI Bus Master2 - IDE1 - RW - 32 bits
#define SB_SATA_BAR5_REG20 0x020 // PRD Address - IDE0 - RW - 32 bits
#define SB_SATA_BAR5_REG24 0x024 // PCI Bus Master Byte Count - IDE0- RW - 32 bits
#define SB_SATA_BAR5_REG28 0x028 // PRD Address - IDE1 - RW - 32 bits
#define SB_SATA_BAR5_REG2C 0x02C // PCI Bus Master Byte Count - IDE1 - RW - 32 bits
#define SB_SATA_BAR5_REG40 0x040 // FIFO Valid Byte Count and Control - IDE0 - RW - 32 bits
#define SB_SATA_BAR5_REG44 0x044 // FIFO Valid Byte Count and Control - IDE1 - RW - 32 bits
#define SB_SATA_BAR5_REG48 0x048 // System Configuration Status - Command - RW - 32 bits
#define SB_SATA_BAR5_REG4C 0x04C // System Software Data Register - RW - 32 bits
#define SB_SATA_BAR5_REG50 0x050 // FLAS Memory Address - Command + Status - RW - 32 bits
#define SB_SATA_BAR5_REG54 0x054 // FLAS Memory Data - RW - 32 bits
#define SB_SATA_BAR5_REG58 0x058 // EEPROM Memory Address - Command + Status - RW - 32 bits
#define SB_SATA_BAR5_REG5C 0x05C // EEPROM Memory Data - RW - 32 bits
#define SB_SATA_BAR5_REG60 0x060 // FIFO Port - IDE0 - RW - 32 bits
#define SB_SATA_BAR5_REG68 0x068 // FIFO Pointers1- IDE0 - RW - 32 bits
#define SB_SATA_BAR5_REG6C 0x06C // FIFO Pointers2- IDE0 - RW - 32 bits
#define SB_SATA_BAR5_REG70 0x070 // FIFO Port - IDE1- RW - 32 bits
#define SB_SATA_BAR5_REG78 0x078 // FIFO Pointers1- IDE1- RW - 32 bits
#define SB_SATA_BAR5_REG7C 0x07C // FIFO Pointers2- IDE1- RW - 32 bits
#define SB_SATA_BAR5_REG80 0x080 // IDE0 Task File Register 0- RW - 32 bits
#define SB_SATA_BAR5_REG84 0x084 // IDE0 Task File Register 1- RW - 32 bits
#define SB_SATA_BAR5_REG88 0x088 // IDE0 Task File Register 2- RW - 32 bits
#define SB_SATA_BAR5_REG8C 0x08C // IDE0 Read Data - RW - 32 bits
#define SB_SATA_BAR5_REG90 0x090 // IDE0 Task File Register 0 - Command Buffering - RW - 32 bits
#define SB_SATA_BAR5_REG94 0x094 // IDE0 Task File Register 1 - Command Buffering - RW - 32 bits
#define SB_SATA_BAR5_REG9C 0x09C // IDE0 Virtual DMA/PIO Read Byte Count - RW - 32 bits
#define SB_SATA_BAR5_REGA0 0x0A0 // IDE0 Task File Configuration + Status - RW - 32 bits
#define SB_SATA_BAR5_REGB4 0x0B4 // Data Transfer Mode -IDE0 - RW - 32 bits
#define SB_SATA_BAR5_REGC0 0x0C0 // IDE1 Task File Register 0 - RW - 32 bits
#define SB_SATA_BAR5_REGC4 0x0C4 // IDE1 Task File Register 1 - RW - 32 bits
#define SB_SATA_BAR5_REGC8 0x0C8 // IDE1 Task File Register 2 - RW - 32 bits
#define SB_SATA_BAR5_REGCC 0x0CC // Read/Write Data - RW - 32 bits
#define SB_SATA_BAR5_REGD0 0x0D0 // IDE1 Task File Register 0 - Command Buffering - RW - 32 bits
#define SB_SATA_BAR5_REGD4 0x0D4 // IDE1 Task File Register 1 - Command Buffering - RW - 32 bits
#define SB_SATA_BAR5_REGDC 0x0DC // IDE1 Virtual DMA/PIO Read Byte Count - RW - 32 bits
#define SB_SATA_BAR5_REGE0 0x0E0 // IDE1 Task File Configuration + Status - RW - 32 bits
#define SB_SATA_BAR5_REGF4 0x0F4 // Data Transfer Mode - IDE1 - RW - 32 bits
#define SB_SATA_BAR5_REGF8 0x0F8 // PORT Configuration
#define SB_SATA_BAR5_REGFC 0x0FC
#define SB_SATA_BAR5_REG100 0x0100 // Serial ATA SControl - RW - 32 bits - [Offset: 100h (channel 1) / 180
#define SB_SATA_BAR5_REG104 0x0104 // Serial ATA Sstatus - RW - 32 bits - [Offset: 104h (channel 1) / 184h (cannel
#define SB_SATA_BAR5_REG108 0x0108 // Serial ATA Serror - RW - 32 bits - [Offset: 108h (channel 1) / 188h (cannel
#define SB_SATA_BAR5_REG10C 0x010C // Serial ATA Sdevice - RW - 32 bits - [Offset: 10Ch (channel 1) / 18Ch (cannel
#define SB_SATA_BAR5_REG144 0x0144 // Serial ATA PY Configuration - RW - 32 bits
#define SB_SATA_BAR5_REG148 0x0148 // SIEN - RW - 32 bits - [Offset: 148 (channel 1) / 1C8 (cannel 2)]
#define SB_SATA_BAR5_REG14C 0x014C // SFISCfg - RW - 32 bits - [Offset: 14C (channel 1) / 1CC (cannel 2)]
#define SB_SATA_BAR5_REG120 0x0120 //
#define SB_SATA_BAR5_REG128 0x0128 // Port Serial ATA Status
#define SB_SATA_BAR5_REG12C 0x012C // Port Serial ATA Control
#define SB_SATA_BAR5_REG130 0x0130
#define SB_SATA_BAR5_REG1B0 0x01B0
#define SB_SATA_BAR5_REG230 0x0230
#define SB_SATA_BAR5_REG2B0 0x02B0
#define SB_SATA_BAR5_REG330 0x0330
#define SB_SATA_BAR5_REG3B0 0x03B0
//
// FC Device 0x439B
// Device 17 (0x11) Func 1
//
#define SB_FC_REG00 0x00 // Device/Vendor ID - R
#define SB_FC_REG04 0x04 // Command - RW
#define SB_FC_REG10 0x10 // BAR
#define SB_FC_MMIO_REG70 0x070
#define SB_FC_MMIO_REG200 0x200
//
// USB OHCI Device 0x4397
// Device 18 (0x11)/Device 19 (0x12)/Device 22 (0x16) Func 0
// Device 20 (0x14) Func 5 (FL)
//
#define SB_OHCI_REG00 0x00 // Device/Vendor ID - R (0x43971002)
#define SB_OHCI_REG04 0x04 // Command - RW
#define SB_OHCI_REG06 0x06 // Status - R
#define SB_OHCI_REG08 0x08 // Revision ID/Class Code - R
#define SB_OHCI_REG0C 0x0C // Miscellaneous - RW
#define SB_OHCI_REG10 0x10 // Bar_OCI - RW
#define SB_OHCI_REG2C 0x2C // Subsystem Vendor ID/ Subsystem ID - RW
#define SB_OHCI_REG34 0x34 // Capability Pointer - R
#define SB_OHCI_REG3C 0x3C // Interrupt Line - RW
#define SB_OHCI_REG3D 0x3D // Interrupt Line - RW
#define SB_OHCI_REG40 0x40 // Config Timers - RW
#define SB_OHCI_REG42 0x42 // Port Disable Control - RW (800)
#define SB_OHCI_REG46 0x46 // USB PHY Battery Charger - RW (800)
#define SB_OHCI_REG48 0x48 // Port Force Reset - RW (800)
#define SB_OHCI_REG4C 0x4C // MSI - RW (800)
#define SB_OHCI_REG50 0x50 // Misc Control - RW
#define SB_OHCI_REG51 0x51
#define SB_OHCI_REG52 0x52
#define SB_OHCI_REG58 0x58 // Over Current Control - RW
#define SB_OHCI_REG5C 0x5C // Over Current Control - RW (800)??
#define SB_OHCI_REG60 0x60 // Serial Bus Release Number - R (800)??
#define SB_OHCI_REG68 0x68 // Over Current PME Enable - RW
#define SB_OHCI_REG74 0x74 // Target Timeout Control - RW (800)
#define SB_OHCI_REGD0 0x0D0 // MSI Control - RW
#define SB_OHCI_REGD4 0x0D4 // MSI Address - RW
#define SB_OHCI_REGD8 0x0D8 // MSI Data - RW
#define SB_OHCI_REGE4 0x0E4 // HT MSI Support
#define SB_OHCI_REGF0 0x0F0 // Function Level Reset Capability
#define SB_OHCI_REGF4 0x0F4 // Function Level Reset Control
#define SB_OHCI_BAR_REG00 0x00 // cRevision - R
#define SB_OHCI_BAR_REG04 0x04 // cControl
#define SB_OHCI_BAR_REG08 0x08 // cCommandStatus
#define SB_OHCI_BAR_REG0C 0x0C // cInterruptStatus RW
#define SB_OHCI_BAR_REG10 0x10 // cInterruptEnable
#define SB_OHCI_BAR_REG14 0x14 // cInterruptDisable
#define SB_OHCI_BAR_REG18 0x18 // HcCCA
#define SB_OHCI_BAR_REG1C 0x1C // cPeriodCurrentED
#define SB_OHCI_BAR_REG20 0x20 // HcControleadED
#define SB_OHCI_BAR_REG24 0x24 // cControlCurrentED RW
#define SB_OHCI_BAR_REG28 0x28 // HcBulkeadED
#define SB_OHCI_BAR_REG2C 0x2C // cBulkCurrentED- RW
#define SB_OHCI_BAR_REG30 0x30 // HcDoneead
#define SB_OHCI_BAR_REG34 0x34 // cFmInterval
#define SB_OHCI_BAR_REG38 0x38 // cFmRemaining
#define SB_OHCI_BAR_REG3C 0x3C // cFmNumber
#define SB_OHCI_BAR_REG40 0x40 // cPeriodicStart
#define SB_OHCI_BAR_REG44 0x44 // HcLSThresold
#define SB_OHCI_BAR_REG48 0x48 // HcRDescriptorA
#define SB_OHCI_BAR_REG4C 0x4C // HcRDescriptorB
#define SB_OHCI_BAR_REG50 0x50 // HcRStatus
#define SB_OHCI_BAR_REG54 0x54 // HcRhPortStatus (800)
#define SB_OHCI_BAR_REG58 0x58 // HcRhPortStatus NPD (800)
#define SB_OHCI_BAR_REGF0 0xF0 // OHCI Loop Back feature Support (800)
//
// USB EHCI Device 0x4396
// Device 18 (0x11)/Device 19 (0x12)/Device 22 (0x16) Func 2
//
#define SB_EHCI_REG00 0x00 // DEVICE/VENDOR ID - R
#define SB_EHCI_REG04 0x04 // Command - RW
#define SB_EHCI_REG06 0x06 // Status - R
#define SB_EHCI_REG08 0x08 // Revision ID/Class Code - R
#define SB_EHCI_REG0C 0x0C // Miscellaneous - RW
#define SB_EHCI_REG10 0x10 // BAR - RW
#define SB_EHCI_REG2C 0x2C // Subsystem ID/Subsystem Vendor ID - RW
#define SB_EHCI_REG34 0x34 // Capability Pointer - R
#define SB_EHCI_REG3C 0x3C // Interrupt Line - RW
#define SB_EHCI_REG3D 0x3D // Interrupt Line - RW ??
#define SB_EHCI_REG40 0x40 // Config Timers - RW ??
#define SB_EHCI_REG4C 0x4C // MSI - RW
#define SB_EHCI_REG50 0x50 // EHCI Misc Control - RW
#define SB_EHCI_REG54 0x54 // EHCI Misc Control - RW
#define SB_EHCI_REG60 0x60 // SBRN - R
#define SB_EHCI_REG61 0x61 // FLADJ - RW
#define SB_EHCI_REG62 0x62 // PORTWAKECAP - RW
#define SB_EHCI_REGC0 0x0C0 // PME control - RW (800)
#define SB_EHCI_REGC4 0x0C4 // PME Data /Status - RW (800)
#define SB_EHCI_REGD0 0x0D0 // MSI Control - RW
#define SB_EHCI_REGD4 0x0D4 // MSI Address - RW
#define SB_EHCI_REGD8 0x0D8 // MSI Data - RW
#define SB_EHCI_REGE4 0x0E4 // EHCI Debug Port Support - RW (800)
#define SB_EHCI_REGF0 0x0F0 // Function Level Reset Capability - R (800)
#define SB_EHCI_REGF4 0x0F4 // Function Level Reset Capability - R (800)
#define SB_EHCI_BAR_REG00 0x00 // CAPLENGT - R
#define SB_EHCI_BAR_REG02 0x002 // CIVERSION- R
#define SB_EHCI_BAR_REG04 0x004 // CSPARAMS - R
#define SB_EHCI_BAR_REG08 0x008 // CCPARAMS - R
#define SB_EHCI_BAR_REG0C 0x00C // CSP-PORTROUTE - R
#define SB_EHCI_BAR_REG20 0x020 // USBCMD - RW - 32 bits
#define SB_EHCI_BAR_REG24 0x024 // USBSTS - RW - 32 bits
#define SB_EHCI_BAR_REG28 0x028 // USBINTR -RW - 32 bits
#define SB_EHCI_BAR_REG2C 0x02C // FRINDEX -RW - 32 bits
#define SB_EHCI_BAR_REG30 0x030 // CTRLDSSEGMENT -RW - 32 bits
#define SB_EHCI_BAR_REG34 0x034 // PERIODICLISTBASE -RW - 32 bits
#define SB_EHCI_BAR_REG38 0x038 // ASYNCLISTADDR -RW - 32 bits
#define SB_EHCI_BAR_REG60 0x060 // CONFIGFLAG -RW - 32 bits
#define SB_EHCI_BAR_REG64 0x064 // PORTSC (1-N_PORTS) -RW - 32 bits
#define SB_EHCI_BAR_REGA0 0x0A0 // DebugPort MISC Control - RW - 32 bits (800)
#define SB_EHCI_BAR_REGA4 0x0A4 // Packet Buffer Threshold Values - RW - 32 bits
#define SB_EHCI_BAR_REGA8 0x0A8 // USB PHY Status 0 - R
#define SB_EHCI_BAR_REGAC 0x0AC // USB PHY Status 1 - R
#define SB_EHCI_BAR_REGB0 0x0B0 // USB PHY Status 2 - R
#define SB_EHCI_BAR_REGB4 0x0B4 // UTMI Control - RW (800)
#define SB_EHCI_BAR_REGB8 0x0B8 // Loopback Test
#define SB_EHCI_BAR_REGBC 0x0BC // EHCI MISC Control
#define SB_EHCI_BAR_REGC0 0x0C0 // USB PHY Calibration
#define SB_EHCI_BAR_REGC4 0x0C4 // USB Common PHY Control
#define SB_EHCI_BAR_REGC8 0x0C8 // EHCI Debug Purpose
#define SB_EHCI_BAR_REGCC 0x0CC // Ehci Spare 1 (800) **
#define SB_EHCI_BAR_REG100 0x100 // USB debug port
//
// SB800 SB CFG device 0x4385
// Device 20 (0x14) Func 0
//
#define SB_CFG_REG00 0x000 // VendorID - R
#define SB_CFG_REG02 0x002 // DeviceID - R
#define SB_CFG_REG04 0x004 // Command- RW
#define SB_CFG_REG05 0x005 // Command- RW
#define SB_CFG_REG06 0x006 // STATUS- RW
#define SB_CFG_REG08 0x008 // Revision ID/Class Code- R
#define SB_CFG_REG0A 0x00A //
#define SB_CFG_REG0B 0x00B //
#define SB_CFG_REG0C 0x00C // Cache Line Size- R
#define SB_CFG_REG0D 0x00D // Latency Timer- R
#define SB_CFG_REG0E 0x00E // Header Type- R
#define SB_CFG_REG0F 0x00F // BIST- R
#define SB_CFG_REG10 0x010 // Base Address 0- R
#define SB_CFG_REG11 0x011 //;
#define SB_CFG_REG12 0x012 //;
#define SB_CFG_REG13 0x013 //;
#define SB_CFG_REG14 0x014 // Base Address 1- R
#define SB_CFG_REG18 0x018 // Base Address 2- R
#define SB_CFG_REG1C 0x01C // Base Address 3- R
#define SB_CFG_REG20 0x020 // Base Address 4- R
#define SB_CFG_REG24 0x024 // Base Address 5- R
#define SB_CFG_REG28 0x028 // Cardbus CIS Pointer- R
#define SB_CFG_REG2C 0x02C // Subsystem Vendor ID- W
#define SB_CFG_REG2E 0x02E // Subsystem ID- W
#define SB_CFG_REG30 0x030 // Expansion ROM Base Address - R
#define SB_CFG_REG34 0x034 // Capability Pointer - R (800) default changed as 0x00
#define SB_CFG_REG3C 0x03C // Interrupt Line - R
#define SB_CFG_REG3D 0x03D // Interrupt Pin - R
#define SB_CFG_REG3E 0x03E // Min_Gnt - R
#define SB_CFG_REG3F 0x03F // Max_Lat - R
#define SB_CFG_REG90 0x090 // Smbus Base Address - R
#define SB_CFG_REG9C 0x09C // SBResourceMMIO_BASE
//
// SB800 SATA IDE device 0x439C
// Device 20 (0x14) Func 1
//
#define SB_IDE_REG00 0x00 // Vendor ID
#define SB_IDE_REG02 0x02 // Device ID
#define SB_IDE_REG04 0x04 // Command
#define SB_IDE_REG06 0x06 // Status
#define SB_IDE_REG08 0x08 // Revision ID/Class Code
#define SB_IDE_REG09 0x09 // Class Code
#define SB_IDE_REG2C 0x2C // Subsystem ID and Subsystem Vendor ID
#define SB_IDE_REG34 0x34
#define SB_IDE_REG40 0x40 // Configuration - RW - 32 bits
#define SB_IDE_REG62 0x62 // IDE Internal Control
#define SB_IDE_REG63 0x63 // IDE Internal Control
//
// SB800 AZALIA device 0x4383
// Device 20 (0x14) Func 2
//
#define ATI_AZALIA_ExtBlk_Addr 0x0F8
#define ATI_AZALIA_ExtBlk_DATA 0x0FC
#define SB_AZ_REG00 0x00 // Vendor ID - R
#define SB_AZ_REG02 0x02 // Device ID - R/W
#define SB_AZ_REG04 0x04 // PCI Command
#define SB_AZ_REG06 0x06 // PCI Status - R/W
#define SB_AZ_REG08 0x08 // Revision ID
#define SB_AZ_REG09 0x09 // Programming Interface
#define SB_AZ_REG0A 0x0A // Sub Class Code
#define SB_AZ_REG0B 0x0B // Base Class Code
#define SB_AZ_REG0C 0x0C // Cache Line Size - R/W
#define SB_AZ_REG0D 0x0D // Latency Timer
#define SB_AZ_REG0E 0x0E // Header Type
#define SB_AZ_REG0F 0x0F // BIST
#define SB_AZ_REG10 0x10 // Lower Base Address Register
#define SB_AZ_REG14 0x14 // Upper Base Address Register
#define SB_AZ_REG2C 0x2C // Subsystem Vendor ID
#define SB_AZ_REG2D 0x2D // Subsystem ID
#define SB_AZ_REG34 0x34 // Capabilities Pointer
#define SB_AZ_REG3C 0x3C // Interrupt Line
#define SB_AZ_REG3D 0x3D // Interrupt Pin
#define SB_AZ_REG3E 0x3E // Minimum Grant
#define SB_AZ_REG3F 0x3F // Maximum Latency
#define SB_AZ_REG40 0x40 // Misc Control 1
#define SB_AZ_REG42 0x42 // Misc Control 2 Register
#define SB_AZ_REG43 0x43 // Misc Control 3 Register
#define SB_AZ_REG44 0x44 // Interrupt Pin Control Register
#define SB_AZ_REG46 0x46 // Debug Control Register
#define SB_AZ_REG4C 0x4C
#define SB_AZ_REG50 0x50 // Power Management Capability ID
#define SB_AZ_REG52 0x52 // Power Management Capabilities
#define SB_AZ_REG54 0x54 // Power Management Control/Status
#define SB_AZ_REG60 0x60 // MSI Capability ID
#define SB_AZ_REG62 0x62 // MSI Message Control
#define SB_AZ_REG64 0x64 // MSI Message Lower Address
#define SB_AZ_REG68 0x68 // MSI Message Upper Address
#define SB_AZ_REG6C 0x6C // MSI Message Data
#define SB_AZ_BAR_REG00 0x00 // Global Capabilities - R
#define SB_AZ_BAR_REG02 0x02 // Minor Version - R
#define SB_AZ_BAR_REG03 0x03 // Major Version - R
#define SB_AZ_BAR_REG04 0x04 // Output Payload Capability - R
#define SB_AZ_BAR_REG06 0x06 // Input Payload Capability - R
#define SB_AZ_BAR_REG08 0x08 // Global Control - R/W
#define SB_AZ_BAR_REG0C 0x0C // Wake Enable - R/W
#define SB_AZ_BAR_REG0E 0x0E // State Change Status - R/W
#define SB_AZ_BAR_REG10 0x10 // Global Status - R/W
#define SB_AZ_BAR_REG18 0x18 // Output Stream Payload Capability - R
#define SB_AZ_BAR_REG1A 0x1A // Input Stream Payload Capability - R
#define SB_AZ_BAR_REG20 0x20 // Interrupt Control - R/W
#define SB_AZ_BAR_REG24 0x24 // Interrupt Status - R/W
#define SB_AZ_BAR_REG30 0x30 // Wall Clock Counter - R
#define SB_AZ_BAR_REG38 0x38 // Stream Synchronization - R/W
#define SB_AZ_BAR_REG40 0x40 // CORB Lower Base Address - R/W
#define SB_AZ_BAR_REG44 0x44 // CORB Upper Base Address - RW
#define SB_AZ_BAR_REG48 0x48 // CORB Write Pointer - R/W
#define SB_AZ_BAR_REG4A 0x4A // CORB Read Pointer - R/W
#define SB_AZ_BAR_REG4C 0x4C // CORB Control - R/W
#define SB_AZ_BAR_REG4D 0x4D // CORB Status - R/W
#define SB_AZ_BAR_REG4E 0x4E // CORB Size - R/W
#define SB_AZ_BAR_REG50 0x50 // RIRB Lower Base Address - RW
#define SB_AZ_BAR_REG54 0x54 // RIRB Upper Address - RW
#define SB_AZ_BAR_REG58 0x58 // RIRB Write Pointer - RW
#define SB_AZ_BAR_REG5A 0x5A // RIRB Response Interrupt Count - R/W
#define SB_AZ_BAR_REG5C 0x5C // RIRB Control - R/W
#define SB_AZ_BAR_REG5D 0x5D // RIRB Status - R/W
#define SB_AZ_BAR_REG5E 0x5E // RIRB Size - R/W
#define SB_AZ_BAR_REG60 0x60 // Immediate Command Output Interface - R/W
#define SB_AZ_BAR_REG64 0x64 // Immediate Command Input Interface - R/W
#define SB_AZ_BAR_REG68 0x68 // Immediate Command Input Interface - R/W
#define SB_AZ_BAR_REG70 0x70 // DMA Position Lower Base Address - R/W
#define SB_AZ_BAR_REG74 0x74 // DMA Position Upper Base Address - R/W
#define SB_AZ_BAR_REG2030 0x2030 // Wall Clock Counter Alias - R
//
// SB800 LPC Device 0x439D
// Device 20 (0x14) Func 3
//
#define SB_LPC_REG00 0x00 // VID- R
#define SB_LPC_REG02 0x02 // DID- R
#define SB_LPC_REG04 0x04 // CMD- RW
#define SB_LPC_REG06 0x06 // STATUS- RW
#define SB_LPC_REG08 0x08 // Revision ID/Class Code - R
#define SB_LPC_REG0C 0x0C // Cache Line Size - R
#define SB_LPC_REG0D 0x0D // Latency Timer - R
#define SB_LPC_REG0E 0x0E // Header Type - R
#define SB_LPC_REG0F 0x0F // BIST- R
#define SB_LPC_REG10 0x10 // Base Address Reg 0- RW*
#define SB_LPC_REG2C 0x2C // Subsystem ID & Subsystem Vendor ID - Wo/Ro
#define SB_LPC_REG34 0x34 // Capabilities Pointer - Ro
#define SB_LPC_REG40 0x40 // PCI Control - RW
#define SB_LPC_REG44 0x44 // IO Port Decode Enable Register 1- RW
#define SB_LPC_REG45 0x45 // IO Port Decode Enable Register 2- RW
#define SB_LPC_REG46 0x46 // IO Port Decode Enable Register 3- RW
#define SB_LPC_REG47 0x47 // IO Port Decode Enable Register 4- RW
#define SB_LPC_REG48 0x48 // IO/Mem Port Decode Enable Register 5- RW
#define SB_LPC_REG49 0x49 // LPC Sync Timeout Count - RW
#define SB_LPC_REG4A 0x4A // IO/Mem Port Decode Enable Register 6- RW
#define SB_LPC_REG4C 0x4C // Memory Range Register - RW
#define SB_LPC_REG50 0x50 // Rom Protect 0 - RW
#define SB_LPC_REG54 0x54 // Rom Protect 1 - RW
#define SB_LPC_REG58 0x58 // Rom Protect 2 - RW
#define SB_LPC_REG5C 0x5C // Rom Protect 3 - RW
#define SB_LPC_REG60 0x60 // PCI Memory Start Address of LPC Target Cycles -
#define SB_LPC_REG62 0x62 // PCI Memory End Address of LPC Target Cycles -
#define SB_LPC_REG64 0x64 // PCI IO base Address of Wide Generic Port - RW
#define SB_LPC_REG65 0x65
#define SB_LPC_REG66 0x66
#define SB_LPC_REG67 0x67
#define SB_LPC_REG68 0x68 // LPC ROM Address Range 1 (Start Address) - RW
#define SB_LPC_REG69 0x69
#define SB_LPC_REG6A 0x6A // LPC ROM Address Range 1 (End Address) - RW
#define SB_LPC_REG6B 0x6B
#define SB_LPC_REG6C 0x6C // LPC ROM Address Range 2 (Start Address)- RW
#define SB_LPC_REG6D 0x6D
#define SB_LPC_REG6E 0x6E // LPC ROM Address Range 2 (End Address) - RW
#define SB_LPC_REG6F 0x6F
#define SB_LPC_REG70 0x70 // Firmware ub Select - RW*
#define SB_LPC_REG71 0x71
#define SB_LPC_REG72 0x72
#define SB_LPC_REG73 0x73
#define SB_LPC_REG74 0x74 // Alternative Wide IO Range Enable- W/R
#define SB_LPC_REG78 0x78 // Miscellaneous Control Bits- W/R
#define SB_LPC_REG7C 0x7C // TPM (trusted plant form module) reg- W/R
#define SB_LPC_REG9C 0x9C
#define SB_LPC_REG80 0x80 // MSI Capability Register- R
#define SB_LPC_REGA0 0x0A0 // SPI base address
#define SB_LPC_REGA1 0x0A1 // SPI base address
#define SB_LPC_REGA2 0x0A2 // SPI base address
#define SB_LPC_REGA3 0x0A3 // SPI base address
#define SB_LPC_REGA4 0x0A4
#define SB_LPC_REGBA 0x0BA // EcControl
#define SB_LPC_REGBB 0x0BB // HostControl
//
// SB800 PCIB 0x4384
// Device 20 (0x14) Func 4
//
#define SB_PCIB_REG04 0x04 // Command
#define SB_PCIB_REG0D 0x0D // Primary Master Latency Timer
#define SB_PCIB_REG1B 0x1B // Secondary Latency Timer
#define SB_PCIB_REG1C 0x1C // IO Base
#define SB_PCIB_REG1D 0x1D // IO Limit
#define SB_PCIB_REG40 0x40 // CPCTRL
#define SB_PCIB_REG42 0x42 // CLKCTRL
#define SB_PCIB_REG48 0x48 //
#define SB_PCIB_REG4A 0x4A // PCICLK Enable Bits
#define SB_PCIB_REG4B 0x4B // Misc Control
#define SB_PCIB_REG4C 0x4C // AutoClockRun Control
#define SB_PCIB_REG50 0x50 // Dual Address Cycle Enable and PCIB_CLK_Stop Override
#define SB_PCIB_REG65 0x65 // Misc Control
#define SB_PCIB_REG66 0x66 // Misc Control
//
// SB800 NIC 0x4384
// Device 20 (0x14) Func 6 (Func5 OHCI FL device)
//
#define SB_GEC_REG04 0x04 // Command
#define SB_GEC_REG10 0x10 // GEC BAR
//
// SB800 SB MMIO Base (SMI)
// offset : 0x200
//
#define SB_SMI_REG00 0x00 // EventStatus
#define SB_SMI_REG04 0x04 // EventEnable
#define SB_SMI_REG08 0x08 // SciTrig
#define SB_SMI_REG0C 0x0C // SciLevl
#define SB_SMI_REG10 0x10 // SmiSciStatus
#define SB_SMI_REG14 0x14 // SmiSciEn
#define SB_SMI_REG18 0x18 // ForceSciEn
#define SB_SMI_REG1C 0x1C // SciRwData
#define SB_SMI_REG20 0x20 // SciS0En
#define SB_SMI_Gevent0 0x40 // SciMap0
#define SB_SMI_Gevent1 0x41 // SciMap1
#define SB_SMI_Gevent2 0x42 // SciMap2
#define SB_SMI_Gevent3 0x43 // SciMap3
#define SB_SMI_Gevent4 0x44 // SciMap4
#define SB_SMI_Gevent5 0x45 // SciMap5
#define SB_SMI_Gevent6 0x46 // SciMap6
#define SB_SMI_Gevent7 0x47 // SciMap7
#define SB_SMI_Gevent8 0x48 // SciMap8
#define SB_SMI_Gevent9 0x49 // SciMap9
#define SB_SMI_Gevent10 0x4A // SciMap10
#define SB_SMI_Gevent11 0x4B // SciMap11
#define SB_SMI_Gevent12 0x4C // SciMap12
#define SB_SMI_Gevent13 0x4D // SciMap13
#define SB_SMI_Gevent14 0x4E // SciMap14
#define SB_SMI_Gevent15 0x4F // SciMap15
#define SB_SMI_Gevent16 0x50 // SciMap16
#define SB_SMI_Gevent17 0x51 // SciMap17
#define SB_SMI_Gevent18 0x52 // SciMap18
#define SB_SMI_Gevent19 0x53 // SciMap19
#define SB_SMI_Gevent20 0x54 // SciMap20
#define SB_SMI_Gevent21 0x55 // SciMap21
#define SB_SMI_Gevent22 0x56 // SciMap22
#define SB_SMI_Gevent23 0x57 // SciMap23
#define SB_SMI_Usbwakup0 0x58 // SciMap24
#define SB_SMI_Usbwakup1 0x59 // SciMap25
#define SB_SMI_Usbwakup2 0x5A // SciMap26
#define SB_SMI_Usbwakup3 0x5B // SciMap27
#define SB_SMI_SBGppPme0 0x5C // SciMap28
#define SB_SMI_SBGppPme1 0x5D // SciMap29
#define SB_SMI_SBGppPme2 0x5E // SciMap30
#define SB_SMI_SBGppPme3 0x5F // SciMap31
#define SB_SMI_SBGppHp0 0x60 // SciMap32
#define SB_SMI_SBGppHp1 0x61 // SciMap33
#define SB_SMI_SBGppHp2 0x62 // SciMap34
#define SB_SMI_SBGppHp3 0x63 // SciMap35
#define SB_SMI_AzaliaPme 0x64 // SciMap36
#define SB_SMI_SataGevent0 0x65 // SciMap37
#define SB_SMI_SataGevent1 0x66 // SciMap38
#define SB_SMI_GecPme 0x67 // SciMap39
#define SB_SMI_IMCGevent0 0x68 // SciMap40
#define SB_SMI_IMCGevent1 0x69 // SciMap41
#define SB_SMI_CIRPme 0x6A // SciMap42
#define SB_SMI_WakePinGevent 0x6B // SciMap43
#define SB_SMI_FanThGevent 0x6C // SciMap44 //FanThermalGevent
#define SB_SMI_ASFMasterIntr 0x6D // SciMap45
#define SB_SMI_ASFSlaveIntr 0x6E // SciMap46
#define SB_SMI_SMBUS0 0x6F // SciMap47
#define SB_SMI_TWARN 0x70 // SciMap48
#define SB_SMI_TMI 0x71 // SciMap49 // TrafficMonitorIntr
// Empty from 0x72-0x7F
//#Define SB_SMI_REG7C 0x7F // SciMap63 ***
#define SB_SMI_REG80 0x80 // SmiStatus0
#define SB_SMI_REG84 0x84 // SmiStatus1
#define SB_SMI_REG88 0x88 // SmiStatus2
#define SB_SMI_REG8C 0x8C // SmiStatus3
#define SB_SMI_REG90 0x90 // SmiStatus4
#define SB_SMI_REG94 0x94 // SmiPointer
#define SB_SMI_REG96 0x96 // SmiTimer
#define SB_SMI_REG98 0x98 // SmiTrig
#define SB_SMI_REG9C 0x9C // SmiTrig
#define SB_SMI_REGA0 0xA0
#define SB_SMI_REGA1 0xA1
#define SB_SMI_REGA2 0xA2
#define SB_SMI_REGA3 0xA3
#define SB_SMI_REGA4 0xA4
#define SB_SMI_REGA5 0xA5
#define SB_SMI_REGA6 0xA6
#define SB_SMI_REGA7 0xA7
#define SB_SMI_REGA8 0xA8
#define SB_SMI_REGA9 0xA9
#define SB_SMI_REGAA 0xAA
#define SB_SMI_REGAB 0xAB
#define SB_SMI_REGAC 0xAC
#define SB_SMI_REGAD 0xAD
#define SB_SMI_REGAE 0xAE
#define SB_SMI_REGAF 0xAF
#define SB_SMI_REGB0 0xB0
#define SB_SMI_REGB1 0xB1
#define SB_SMI_REGB2 0xB2
#define SB_SMI_REGB3 0xB3
#define SB_SMI_REGB4 0xB4
#define SB_SMI_REGB5 0xB5
#define SB_SMI_REGB6 0xB6
#define SB_SMI_REGB7 0xB7
#define SB_SMI_REGB8 0xB8
#define SB_SMI_REGB9 0xB9
#define SB_SMI_REGBA 0xBA
#define SB_SMI_REGBB 0xBB
#define SB_SMI_REGBC 0xBC
#define SB_SMI_REGBD 0xBD
#define SB_SMI_REGBE 0xBE
#define SB_SMI_REGBF 0xBF
#define SB_SMI_REGC0 0xC0
#define SB_SMI_REGC1 0xC1
#define SB_SMI_REGC2 0xC2
#define SB_SMI_REGC3 0xC3
#define SB_SMI_REGC4 0xC4
#define SB_SMI_REGC5 0xC5
#define SB_SMI_REGC6 0xC6
#define SB_SMI_REGC7 0xC7
#define SB_SMI_REGC8 0xC8
#define SB_SMI_REGCA 0xCA // IoTrapping1
#define SB_SMI_REGCC 0xCC // IoTrapping2
#define SB_SMI_REGCE 0xCE // IoTrapping3
#define SB_SMI_REGD0 0xD0 // MemTrapping0
#define SB_SMI_REGD4 0xD4 // MemRdOvrData0
#define SB_SMI_REGD8 0xD8 // MemTrapping1
#define SB_SMI_REGDC 0xDC // MemRdOvrData1
#define SB_SMI_REGE0 0xE0 // MemTrapping2
#define SB_SMI_REGE4 0xE4 // MemRdOvrData2
#define SB_SMI_REGE8 0xE8 // MemTrapping3
#define SB_SMI_REGEC 0xEC // MemRdOvrData3
#define SB_SMI_REGF0 0xF0 // CfgTrapping0
#define SB_SMI_REGF4 0xF4 // CfgTrapping1
#define SB_SMI_REGF8 0xF8 // CfgTrapping2
#define SB_SMI_REGFC 0xFC // CfgTrapping3
//
// SB800 SB MMIO Base (PMIO)
// offset : 0x300
//
#define SB_PMIOA_REG00 0x00 // ISA Decode
#define SB_PMIOA_REG04 0x04 // ISA Control
#define SB_PMIOA_REG08 0x08 // PCI Control
#define SB_PMIOA_REG0C 0x0C // StpClkSmaf
#define SB_PMIOA_REG10 0x10 // RetryDetect
#define SB_PMIOA_REG14 0x14 // StuckDetect
#define SB_PMIOA_REG20 0x20 // BiosRamEn
#define SB_PMIOA_REG24 0x24 // AcpiMmioEn
#define SB_PMIOA_REG28 0x28 // AsfEn
#define SB_PMIOA_REG2C 0x2C // Smbus0En
#define SB_PMIOA_REG34 0x34 // IoApicEn
#define SB_PMIOA_REG3C 0x3C // SmartVoltEn
#define SB_PMIOA_REG40 0x40 // SmartVolt2En
#define SB_PMIOA_REG44 0x44 // BootTimerEn
#define SB_PMIOA_REG48 0x48 // WatchDogTimerEn
#define SB_PMIOA_REG4C 0x4C // WatchDogTimerConfig
#define SB_PMIOA_REG50 0x50 // HPETEn
#define SB_PMIOA_REG54 0x54 // SerialIrqConfig
#define SB_PMIOA_REG56 0x56 // RtcControl
#define SB_PMIOA_REG58 0x58 // VRT_T1
#define SB_PMIOA_REG59 0x59 // VRT_T2
#define SB_PMIOA_REG5A 0x5A // IntruderControl
#define SB_PMIOA_REG5B 0x5B // RtcShadow
#define SB_PMIOA_REG5C 0x5C
#define SB_PMIOA_REG5D 0x5D
#define SB_PMIOA_REG5E 0x5E // RtcExtIndex
#define SB_PMIOA_REG5F 0x5F // RtcExtData
#define SB_PMIOA_REG60 0x60 // AcpiPm1EvtBlk
#define SB_PMIOA_REG62 0x62 // AcpiPm1CntBlk
#define SB_PMIOA_REG64 0x64 // AcpiPmTmrBlk
#define SB_PMIOA_REG66 0x66 // P_CNTBlk
#define SB_PMIOA_REG68 0x68 // AcpiGpe0Blk
#define SB_PMIOA_REG6A 0x6A // AcpiSmiCmd
#define SB_PMIOA_REG6C 0x6C // AcpiPm2CntBlk
#define SB_PMIOA_REG6E 0x6E // AcpiPmaCntBlk
#define SB_PMIOA_REG74 0x74 // AcpiConfig
#define SB_PMIOA_REG78 0x78 // WakeIoAddr
#define SB_PMIOA_REG7A 0x7A // HaltCountEn
#define SB_PMIOA_REG7C 0x7C // C1eWrPortAdr
#define SB_PMIOA_REG7E 0x7E // CStateEn
#define SB_PMIOA_REG80 0x80 // BreakEvent
#define SB_PMIOA_REG84 0x84 // AutoArbEn
#define SB_PMIOA_REG88 0x88 // CStateControl
#define SB_PMIOA_REG8C 0x8C // StpClkHoldTime
#define SB_PMIOA_REG8E 0x8E // PopUpEndTime
#define SB_PMIOA_REG90 0x90 // C4Control
#define SB_PMIOA_REG94 0x94 // CStateTiming0
#define SB_PMIOA_REG98 0x98 // CStateTiming1
#define SB_PMIOA_REG9C 0x9C // C2Count
#define SB_PMIOA_REG9D 0x9D // C3Count
#define SB_PMIOA_REG9E 0x9E // C4Count
#define SB_PMIOA_REGA0 0xA0 // MessageCState
#define SB_PMIOA_REGA4 0xA4 //
#define SB_PMIOA_REGA8 0xA8 // TrafficMonitorIdleTime
#define SB_PMIOA_REGAA 0xAA // TrafficMonitorIntTime
#define SB_PMIOA_REGAC 0xAC // TrafficMonitorTrafficCount
#define SB_PMIOA_REGAE 0xAE // TrafficMonitorIntrCount
#define SB_PMIOA_REGB0 0xB0 // TrafficMonitorTimeTick
#define SB_PMIOA_REGB4 0xB4 // FidVidControl
#define SB_PMIOA_REGB6 0xB6 // TPRESET1
#define SB_PMIOA_REGB7 0xB7 // Tpreset1b
#define SB_PMIOA_REGB8 0xB8 // TPRESET2
#define SB_PMIOA_REGB9 0xB9 // Test0
#define SB_PMIOA_REGBA 0xBA // S_StateControl
#define SB_PMIOA_REGBC 0xBC // ThrottlingControl
#define SB_PMIOA_REGBE 0xBE // ResetControl
#define SB_PMIOA_REGBF 0xBF // ResetControl
#define SB_PMIOA_REGC0 0xC0 // S5Status
#define SB_PMIOA_REGC2 0xC2 // ResetStatus
#define SB_PMIOA_REGC4 0xC4 // ResetCommand
#define SB_PMIOA_REGC5 0xC5 // CF9Shadow
#define SB_PMIOA_REGC6 0xC6 // HTControl
#define SB_PMIOA_REGC8 0xC8 // Misc
#define SB_PMIOA_REGCC 0xCC // IoDrvSth
#define SB_PMIOA_REGD0 0xD0 // CLKRunEn
#define SB_PMIOA_REGD2 0xD2 // PmioDebug
#define SB_PMIOA_REGD6 0xD6 // IMCGating
#define SB_PMIOA_REGD8 0xD8 // MiscIndex
#define SB_PMIOA_REGD9 0xD9 // MiscData
#define SB_PMIOA_REGDA 0xDA // SataConfig
#define SB_PMIOA_REGDC 0xDC // HyperFlashConfig
#define SB_PMIOA_REGDE 0xDE // ABConfig
#define SB_PMIOA_REGE0 0xE0 // ABRegBar
#define SB_PMIOA_REGE6 0xE6 // FcEn
#define SB_PMIOA_REGEA 0xEA // PcibConfig
#define SB_PMIOA_REGEB 0xEB // AzEn
#define SB_PMIOA_REGEC 0xEC // LpcGating
#define SB_PMIOA_REGED 0xED // UsbGating
#define SB_PMIOA_REGEF 0xEF // UsbEnable
#define SB_PMIOA_REGF0 0xF0 // UsbControl
#define SB_PMIOA_REGF3 0xF3 // UsbDebug
#define SB_PMIOA_REGF6 0xF6 // GecEn
#define SB_PMIOA_REGF8 0xF8 // GecConfig
#define SB_PMIOA_REGFC 0xFC // TraceMemoryEn
//
// SB800 SB MMIO Base (PMIO2)
// offset : 0x400
//
#define SB_PMIO2_REG00 0x00 // Fan0InputControl
#define SB_PMIO2_REG01 0x01 // Fan0Control
#define SB_PMIO2_REG02 0x02 // Fan0Freq
#define SB_PMIO2_REG03 0x03 // LowDuty0
#define SB_PMIO2_REG04 0x04 // MidDuty0
#define SB_PMIO2_REG10 0x00 // Fan1InputControl
#define SB_PMIO2_REG11 0x01 // Fan1Control
#define SB_PMIO2_REG12 0x02 // Fan1Freq
#define SB_PMIO2_REG13 0x03 // LowDuty1
#define SB_PMIO2_REG14 0x04 // MidDuty1
#define SB_PMIO2_REG 0xFC // TraceMemoryEn
//
// SB800 SB MMIO Base (GPIO/IoMux)
// offset : 0x100/0xD00
//
/*
GPIO from 0 ~ 67, (GEVENT 0-23) 128 ~ 150, 160 ~ 226.
*/
#define SB_GPIO_REG00 0x00
#define SB_GPIO_REG32 0x20
#define SB_GPIO_REG33 0x21
#define SB_GPIO_REG34 0x22
#define SB_GPIO_REG35 0x23
#define SB_GPIO_REG36 0x24
#define SB_GPIO_REG37 0x25
#define SB_GPIO_REG38 0x26
#define SB_GPIO_REG39 0x27
#define SB_GPIO_REG40 0x28
#define SB_GPIO_REG41 0x29
#define SB_GPIO_REG42 0x2A
#define SB_GPIO_REG43 0x2B
#define SB_GPIO_REG44 0x2C
#define SB_GPIO_REG45 0x2D
#define SB_GPIO_REG46 0x2E
#define SB_GPIO_REG47 0x2F
#define SB_GPIO_REG48 0x30
#define SB_GPIO_REG49 0x31
#define SB_GPIO_REG50 0x32
#define SB_GPIO_REG51 0x33
#define SB_GPIO_REG52 0x34
#define SB_GPIO_REG53 0x35
#define SB_GPIO_REG54 0x36
#define SB_GPIO_REG55 0x37
#define SB_GPIO_REG56 0x38
#define SB_GPIO_REG57 0x39
#define SB_GPIO_REG58 0x3A
#define SB_GPIO_REG59 0x3B
#define SB_GPIO_REG60 0x3C
#define SB_GPIO_REG61 0x3D
#define SB_GPIO_REG62 0x3E
#define SB_GPIO_REG63 0x3F
#define SB_GPIO_REG64 0x40
#define SB_GPIO_REG65 0x41
#define SB_GPIO_REG66 0x42
#define SB_GPIO_REG67 0x43
#define SB_GEVENT_REG00 0x60
#define SB_GEVENT_REG01 0x61
#define SB_GEVENT_REG02 0x62
#define SB_GEVENT_REG03 0x63
#define SB_GEVENT_REG04 0x64
#define SB_GEVENT_REG05 0x65
#define SB_GEVENT_REG06 0x66
#define SB_GEVENT_REG07 0x67
#define SB_GEVENT_REG08 0x68
#define SB_GEVENT_REG09 0x69
#define SB_GEVENT_REG10 0x6A
#define SB_GEVENT_REG11 0x6B
#define SB_GEVENT_REG12 0x6C
#define SB_GEVENT_REG13 0x6D
#define SB_GEVENT_REG14 0x6E
#define SB_GEVENT_REG15 0x6F
#define SB_GEVENT_REG16 0x70
#define SB_GEVENT_REG17 0x71
#define SB_GEVENT_REG18 0x72
#define SB_GEVENT_REG19 0x73
#define SB_GEVENT_REG20 0x74
#define SB_GEVENT_REG21 0x75
#define SB_GEVENT_REG22 0x76
#define SB_GEVENT_REG23 0x77
// S5-DOMAIN GPIO
#define SB_GPIO_REG160 0xA0
#define SB_GPIO_REG161 0xA1
#define SB_GPIO_REG162 0xA2
#define SB_GPIO_REG163 0xA3
#define SB_GPIO_REG164 0xA4
#define SB_GPIO_REG165 0xA5
#define SB_GPIO_REG166 0xA6
#define SB_GPIO_REG167 0xA7
#define SB_GPIO_REG168 0xA8
#define SB_GPIO_REG169 0xA9
#define SB_GPIO_REG170 0xAA
#define SB_GPIO_REG171 0xAB
#define SB_GPIO_REG172 0xAC
#define SB_GPIO_REG173 0xAD
#define SB_GPIO_REG174 0xAE
#define SB_GPIO_REG175 0xAF
#define SB_GPIO_REG176 0xB0
#define SB_GPIO_REG177 0xB1
#define SB_GPIO_REG178 0xB2
#define SB_GPIO_REG179 0xB3
#define SB_GPIO_REG180 0xB4
#define SB_GPIO_REG181 0xB5
#define SB_GPIO_REG182 0xB6
#define SB_GPIO_REG183 0xB7
#define SB_GPIO_REG184 0xB8
#define SB_GPIO_REG185 0xB9
#define SB_GPIO_REG186 0xBA
#define SB_GPIO_REG187 0xBB
#define SB_GPIO_REG188 0xBC
#define SB_GPIO_REG189 0xBD
#define SB_GPIO_REG190 0xBE
#define SB_GPIO_REG191 0xBF
#define SB_GPIO_REG192 0xC0
#define SB_GPIO_REG193 0xC1
#define SB_GPIO_REG194 0xC2
#define SB_GPIO_REG195 0xC3
#define SB_GPIO_REG196 0xC4
#define SB_GPIO_REG197 0xC5
#define SB_GPIO_REG198 0xC6
#define SB_GPIO_REG199 0xC7
#define SB_GPIO_REG200 0xC8
#define SB_GPIO_REG201 0xC9
#define SB_GPIO_REG202 0xCA
#define SB_GPIO_REG203 0xCB
#define SB_GPIO_REG204 0xCC
#define SB_GPIO_REG205 0xCD
#define SB_GPIO_REG206 0xCE
#define SB_GPIO_REG207 0xCF
#define SB_GPIO_REG208 0xD0
#define SB_GPIO_REG209 0xD1
#define SB_GPIO_REG210 0xD2
#define SB_GPIO_REG211 0xD3
#define SB_GPIO_REG212 0xD4
#define SB_GPIO_REG213 0xD5
#define SB_GPIO_REG214 0xD6
#define SB_GPIO_REG215 0xD7
#define SB_GPIO_REG216 0xD8
#define SB_GPIO_REG217 0xD9
#define SB_GPIO_REG218 0xDA
#define SB_GPIO_REG219 0xDB
#define SB_GPIO_REG220 0xDC
#define SB_GPIO_REG221 0xDD
#define SB_GPIO_REG222 0xDE
#define SB_GPIO_REG223 0xDF
#define SB_GPIO_REG224 0xF0
#define SB_GPIO_REG225 0xF1
#define SB_GPIO_REG226 0xF2
#define SB_GPIO_REG227 0xF3
#define SB_GPIO_REG228 0xF4
//
// SB800 SB MMIO Base (SMBUS)
// offset : 0xA00
//
#define SB_SMBUS_REG12 0x12 // I2CbusConfig
//
// SB800 SB MMIO Base (MISC)
// offset : 0xE00
//
#define SB_MISC_REG00 0x00 // ClkCntrl0
/*
SB_MISC_REG00 EQU 000h
ClkCntrl0 EQU 0FFFFFFFFh
*/
#define SB_MISC_REG04 0x04 // ClkCntrl1
/*
SB_MISC_REG04 EQU 004h
ClkCntrl1 EQU 0FFFFFFFFh
*/
#define SB_MISC_REG08 0x08 // ClkCntrl2
/*
SB_MISC_REG08 EQU 008h
ClkCntrl2 EQU 0FFFFFFFFh
*/
#define SB_MISC_REG0C 0x0C // ClkCntrl3
/*
SB_MISC_REG0C EQU 00Ch
ClkCntrl3 EQU 0FFFFFFFFh
*/
#define SB_MISC_REG10 0x10 // ClkCntrl4
/*
SB_MISC_REG10 EQU 010h
ClkCntrl4 EQU 0FFFFFFFFh
*/
#define SB_MISC_REG14 0x14 // ClkCntrl5
/*
SB_MISC_REG14 EQU 014h
ClkCntrl5 EQU 0FFFFFFFFh
*/
#define SB_MISC_REG18 0x18 // ClkCntrl6
/*
SB_MISC_REG18 EQU 018h
ClkCntrl6 EQU 0FFFFFFFFh
*/
#define SB_MISC_REG30 0x30 // OscFreqCounter
/*
SB_MISC_REG30 EQU 030h
OscCounter EQU 0FFFFFFFFh ; The 32bit register shows the number of OSC clock per second.
*/
#define SB_MISC_REG34 0x34 // HpetClkPeriod
/*
SB_MISC_REG34 EQU 034h
HpetClkPeriod EQU 0FFFFFFFFh ; default - 0x429B17Eh (14.31818M).
*/
#define SB_MISC_REG40 0x40 // MiscCntrl for clock only
/*
SB_MISC_REG40 EQU 040h
*/
#define SB_MISC_REG80 0x80 /**< SB_MISC_REG80
* @par
* StrapStatus [15.0] - SB800 chip Strap Status
* @li 0001 - Not USED FWH
* @li 0002 - Not USED LPC ROM
* @li 0004 - EC enabled
* @li 0008 - Reserved
* @li 0010 - Internal Clock mode
*/
#define ChipSysNotUseFWHRom 0x0001 // EcPwm3 pad
#define ChipSysNotUseLpcRom 0x0002 // Inverted version from EcPwm2 pad (default - 1)
// Note: Both EcPwm3 and EcPwm2 straps pins are used to select boot ROM type.
#define ChipSysEcEnable 0x0004 // Enable Embedded Controller (EC)
#define ChipSysBootFailTmrEn 0x0008 // Enable Watchdog function
#define ChipSysIntClkGen 0x0010 // Select 25Mhz crystal clock or 100Mhz PCI-E clock **
#define SB_MISC_REG84 0x84 // StrapOverride
/*
SB_MISC_REG84 EQU 084h
Override FWHDisableStrap EQU BIT0 ; Override FWHDiableStrap value from external pin.
Override UseLpcRomStrap EQU BIT1 ; Override UseLpcRomStrap value from external pin.
Override EcEnableStrap EQU BIT2 ; Override EcEnableStrap value from external pin.
Override BootFailTmrEnStrap EQU BIT3 ; Override BootFailTmrEnStrap value from external pin.
Override DefaultModeStrap EQU BIT5 ; Override DefaultModeStrap value from external pin.
Override I2CRomStrap EQU BIT7 ; Override I2CRomStrap value from external pin.
Override ILAAutorunEnBStrap EQU BIT8 ; Override ILAAutorunEnBStrap value from external pin.
Override FcPllBypStrap EQU BIT9 ; Override FcPllBypStrap value from external pin.
Override PciPllBypStrap EQU BIT10 ; Override PciPllBypStrap value from external pin.
Override ShortResetStrap EQU BIT11 ; Override ShortResetStrap value from external pin.
Override FastBif2ClkStrap EQU BIT13 ; Override FastBif2ClkStrap value from external pin'
PciRomBootStrap EQU BIT15 ; Override PCI Rom Boot Strap value from external pin ?? Not match 0x80 reg ??
BlinkSlowModestrap EQU BIT16 ; Override Blink Slow mode (100Mhz) from external pin'
ClkGenStrap EQU BIT17 ; Override CLKGEN from external pin.
BIF_GEN2_COMPL_Strap EQU BIT18 ; Override BIF_ GEN2_COMPLIANCE strap from external pin.
StrapOverrideEn EQU BIT31 ; Enable override strapping feature.
*/
#define SB_MISC_REGC0 0xC0 // CPU_Pstate0
/*
SB_MISC_REGC0 EQU 0C0h
Core0_PState EQU BIT0+BIT1+BIT2 ; 000: P0 001: P1 010: P2 011: P3 100: P4 101: P5 110: P6 111: P7
Core1_PState EQU BIT4+BIT5+BIT6
Core2_PState EQU BIT8+BIT9+BIT10
Core3_PState EQU BIT12+BIT13+BIT14
Core4_PState EQU BIT16++BIT17+BIT18
Core5_PState EQU BIT20+BIT21+BIT22
Core6_PState EQU BIT24+BIT25+BIT26
Core7_PState EQU BIT28+BIT29+BIT30
*/
#define SB_MISC_REGC4 0xC4 // CPU_Pstate1
/*
SB_MISC_REGC4 EQU 0C4h
Core8_PState EQU BIT0+BIT1+BIT2 ; 000: P0 001: P1 010: P2 011: P3 100: P4 101: P5 110: P6 111: P7
Core9_PState EQU BIT4+BIT5+BIT6
Core10_PState EQU BIT8+BIT9+BIT10
Core11_PState EQU BIT12+BIT13+BIT14
Core12_PState EQU BIT16++BIT17+BIT18
Core13_PState EQU BIT20+BIT21+BIT22
Core14_PState EQU BIT24+BIT25+BIT26
Core15_PState EQU BIT28+BIT29+BIT30
*/
#define SB_MISC_REGD0 0xD0 // CPU_Cstate0
/*
SB_MISC_REGD0 EQU 0D0h
Core0_CState EQU BIT0+BIT1+BIT2 ; 000: C0 001: C1 010: C2 011: C3 100: C4 101: C5 110: C6 111: C7
Core1_CState EQU BIT4+BIT5+BIT6
Core2_CState EQU BIT8+BIT9+BIT10
Core3_CState EQU BIT12+BIT13+BIT14
Core4_CState EQU BIT16++BIT17+BIT18
Core5_CState EQU BIT20+BIT21+BIT22
Core6_CState EQU BIT24+BIT25+BIT26
Core7_CState EQU BIT28+BIT29+BIT30
*/
#define SB_MISC_REGD4 0xD4 // CPU_Cstate1
/*
SB_MISC_REGD4 EQU 0D4h
Core8_CState EQU BIT0+BIT1+BIT2 ; 000: C0 001: C1 010: C2 011: C3 100: C4 101: C5 110: C6 111: C7
Core9_CState EQU BIT4+BIT5+BIT6
Core10_CState EQU BIT8+BIT9+BIT10
Core11_CState EQU BIT12+BIT13+BIT14
Core12_CState EQU BIT16++BIT17+BIT18
Core13_CState EQU BIT20+BIT21+BIT22
Core14_CState EQU BIT24+BIT25+BIT26
Core15_CState EQU BIT28+BIT29+BIT30
*/
#define SB_MISC_REGF0 0xF0 // SataPortSts ?? EC touch only
/*
SB_MISC_REGF0 EQU 0F0h
Port0Sts EQU BIT0 ; The selected status of Port 0.
Port1Sts EQU BIT1 ; The selected status of Port 1
Port2Sts EQU BIT2 ; The selected status of Port 2.
Port3Sts EQU BIT3 ; The selected status of Port 3
Port4Sts EQU BIT4 ; The selected status of Port 4.
Port5Sts EQU BIT5 ; The selected status of Port 5
SataPortSel EQU BIT24+BIT25 ; 00 - Select "led" for Port 0 to 5
; 01 - Select "delete" for Port 0 to 5
; 10 - Select "err" for Port 0 to 5
; 11 - Select "led" for Port 0 to 5
*/
#define SB_RTC_REG00 0x00 // Seconds - RW
#define SB_RTC_REG01 0x01 // Seconds Alarm - RW
#define SB_RTC_REG02 0x02 // Minutes - RW
#define SB_RTC_REG03 0x03 // Minutes Alarm - RW
#define SB_RTC_REG04 0x04 // ours - RW
#define SB_RTC_REG05 0x05 // ours Alarm- RW
#define SB_RTC_REG06 0x06 // Day of Week - RW
#define SB_RTC_REG07 0x07 // Date of Mont - RW
#define SB_RTC_REG08 0x08 // Mont - RW
#define SB_RTC_REG09 0x09 // Year - RW
#define SB_RTC_REG0A 0x0A // Register A - RW
#define SB_RTC_REG0B 0x0B // Register B - RW
#define SB_RTC_REG0C 0x0C // Register C - R
#define SB_RTC_REG0D 0x0D // DateAlarm - RW
#define SB_RTC_REG32 0x32 // AltCentury - RW
#define SB_RTC_REG48 0x48 // Century - RW
#define SB_RTC_REG50 0x50 // Extended RAM Address Port - RW
#define SB_RTC_REG53 0x53 // Extended RAM Data Port - RW
#define SB_RTC_REG7E 0x7E // RTC Time Clear - RW
#define SB_RTC_REG7F 0x7F // RTC RAM Enable - RW
#define SB_ECMOS_REG00 0x00 // scratch - reg
//;BIT0=0 AsicDebug is enabled
//;BIT1=0 SLT S3 runs
#define SB_ECMOS_REG01 0x01
#define SB_ECMOS_REG02 0x02
#define SB_ECMOS_REG03 0x03
#define SB_ECMOS_REG04 0x04
#define SB_ECMOS_REG05 0x05
#define SB_ECMOS_REG06 0x06
#define SB_ECMOS_REG07 0x07
#define SB_ECMOS_REG08 0x08 // save 32BIT Physical address of Config structure
#define SB_ECMOS_REG09 0x09
#define SB_ECMOS_REG0A 0x0A
#define SB_ECMOS_REG0B 0x0B
#define SB_ECMOS_REG0C 0x0C //;save MODULE_ID
#define SB_ECMOS_REG0D 0x0D //;Reserve for NB
#define SB_IOMAP_REG00 0x000 // Dma_C 0
#define SB_IOMAP_REG02 0x002 // Dma_C 1
#define SB_IOMAP_REG04 0x004 // Dma_C 2
#define SB_IOMAP_REG06 0x006 // Dma_C 3
#define SB_IOMAP_REG08 0x008 // Dma_Status
#define SB_IOMAP_REG09 0x009 // Dma_WriteRest
#define SB_IOMAP_REG0A 0x00A // Dma_WriteMask
#define SB_IOMAP_REG0B 0x00B // Dma_WriteMode
#define SB_IOMAP_REG0C 0x00C // Dma_Clear
#define SB_IOMAP_REG0D 0x00D // Dma_MasterClr
#define SB_IOMAP_REG0E 0x00E // Dma_ClrMask
#define SB_IOMAP_REG0F 0x00F // Dma_AllMask
#define SB_IOMAP_REG20 0x020 // IntrCntrlReg1
#define SB_IOMAP_REG21 0x021 // IntrCntrlReg2
#define SB_IOMAP_REG40 0x040 // TimerC0
#define SB_IOMAP_REG41 0x041 // TimerC1
#define SB_IOMAP_REG42 0x042 // TimerC2
#define SB_IOMAP_REG43 0x043 // Tmr1CntrlWord
#define SB_IOMAP_REG61 0x061 // Nmi_Status
#define SB_IOMAP_REG70 0x070 // Nmi_Enable
#define SB_IOMAP_REG71 0x071 // RtcDataPort
#define SB_IOMAP_REG72 0x072 // AlternatRtcAddrPort
#define SB_IOMAP_REG73 0x073 // AlternatRtcDataPort
#define SB_IOMAP_REG80 0x080 // Dma_Page_Reserved0
#define SB_IOMAP_REG81 0x081 // Dma_PageC2
#define SB_IOMAP_REG82 0x082 // Dma_PageC3
#define SB_IOMAP_REG83 0x083 // Dma_PageC1
#define SB_IOMAP_REG84 0x084 // Dma_Page_Reserved1
#define SB_IOMAP_REG85 0x085 // Dma_Page_Reserved2
#define SB_IOMAP_REG86 0x086 // Dma_Page_Reserved3
#define SB_IOMAP_REG87 0x087 // Dma_PageC0
#define SB_IOMAP_REG88 0x088 // Dma_Page_Reserved4
#define SB_IOMAP_REG89 0x089 // Dma_PageC6
#define SB_IOMAP_REG8A 0x08A // Dma_PageC7
#define SB_IOMAP_REG8B 0x08B // Dma_PageC5
#define SB_IOMAP_REG8C 0x08C // Dma_Page_Reserved5
#define SB_IOMAP_REG8D 0x08D // Dma_Page_Reserved6
#define SB_IOMAP_REG8E 0x08E // Dma_Page_Reserved7
#define SB_IOMAP_REG8F 0x08F // Dma_Refres
#define SB_IOMAP_REG92 0x092 // FastInit
#define SB_IOMAP_REGA0 0x0A0 // IntrCntrl2Reg1
#define SB_IOMAP_REGA1 0x0A1 // IntrCntrl2Reg2
#define SB_IOMAP_REGC0 0x0C0 // Dma2_C4Addr
#define SB_IOMAP_REGC2 0x0C2 // Dma2_C4Cnt
#define SB_IOMAP_REGC4 0x0C4 // Dma2_C5Addr
#define SB_IOMAP_REGC6 0x0C6 // Dma2_C5Cnt
#define SB_IOMAP_REGC8 0x0C8 // Dma2_C6Addr
#define SB_IOMAP_REGCA 0x0CA // Dma2_C6Cnt
#define SB_IOMAP_REGCC 0x0CC // Dma2_C7Addr
#define SB_IOMAP_REGCE 0x0CE // Dma2_C7Cnt
#define SB_IOMAP_REGD0 0x0D0 // Dma_Status
#define SB_IOMAP_REGD2 0x0D2 // Dma_WriteRest
#define SB_IOMAP_REGD4 0x0D4 // Dma_WriteMask
#define SB_IOMAP_REGD6 0x0D6 // Dma_WriteMode
#define SB_IOMAP_REGD8 0x0D8 // Dma_Clear
#define SB_IOMAP_REGDA 0x0DA // Dma_Clear
#define SB_IOMAP_REGDC 0x0DC // Dma_ClrMask
#define SB_IOMAP_REGDE 0x0DE // Dma_ClrMask
#define SB_IOMAP_REGF0 0x0F0 // NCP_Error
#define SB_IOMAP_REG40B 0x040B // DMA1_Extend
#define SB_IOMAP_REG4D0 0x04D0 // IntrEdgeControl
#define SB_IOMAP_REG4D6 0x04D6 // DMA2_Extend
#define SB_IOMAP_REGC00 0x0C00 // Pci_Intr_Index
#define SB_IOMAP_REGC01 0x0C01 // Pci_Intr_Data
#define SB_IOMAP_REGC14 0x0C14 // Pci_Error
#define SB_IOMAP_REGC50 0x0C50 // CMIndex
#define SB_IOMAP_REGC51 0x0C51 // CMData
#define SB_IOMAP_REGC52 0x0C52 // GpmPort
#define SB_IOMAP_REGC6F 0x0C6F // Isa_Misc
#define SB_IOMAP_REGCD0 0x0CD0 // PMio2_Index
#define SB_IOMAP_REGCD1 0x0CD1 // PMio2_Data
#define SB_IOMAP_REGCD4 0x0CD4 // BIOSRAM_Index
#define SB_IOMAP_REGCD5 0x0CD5 // BIOSRAM_Data
#define SB_IOMAP_REGCD6 0x0CD6 // PM_Index
#define SB_IOMAP_REGCD7 0x0CD7 // PM_Data
#define SB_IOMAP_REGCF9 0x0CF9 // CF9Rst reg
#define SB_SPI_MMIO_REG00 0x00 //SPI_
#define SB_SPI_MMIO_REG0C 0x0C //SPI_Cntrl1 Register
#define AMD_NB_REG78 0x78
#define AMD_NB_SCRATCH AMD_NB_REG78
#define MailBoxPort 0x3E
// GPP Link Configuration
#define GPP_CFGMODE_X4000 0x0
#define GPP_CFGMODE_X2200 0x2
#define GPP_CFGMODE_X2110 0x3
#define GPP_CFGMODE_X1111 0x4
#define MAX_TRAINING_RETRY 0x4000
#define MAX_GPP_RESETS 8 //lx-temp to confirm with jason
#pragma pack (pop)