/* $NoKeywords:$ */ /** * @file * * AMD SLIT, ACPI table related API functions. * * Contains code that generates the SLIT table * * @xrefitem bom "File Content Label" "Release Content" * @e project: AGESA * @e sub-project: CPU * @e \$Revision: 63425 $ @e \$Date: 2011-12-22 11:24:10 -0600 (Thu, 22 Dec 2011) $ * */ /* ****************************************************************************** * * Copyright 2008 - 2012 ADVANCED MICRO DEVICES, INC. All Rights Reserved. * * AMD is granting you permission to use this software (the Materials) * pursuant to the terms and conditions of your Software License Agreement * with AMD. This header does *NOT* give you permission to use the Materials * or any rights under AMD's intellectual property. Your use of any portion * of these Materials shall constitute your acceptance of those terms and * conditions. If you do not agree to the terms and conditions of the Software * License Agreement, please do not use any portion of these Materials. * * CONFIDENTIALITY: The Materials and all other information, identified as * confidential and provided to you by AMD shall be kept confidential in * accordance with the terms and conditions of the Software License Agreement. * * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION * PROVIDED TO YOU BY AMD ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE, * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE. * IN NO EVENT SHALL AMD OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF AMD'S NEGLIGENCE, * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER * RELATED INFORMATION PROVIDED TO YOU BY AMD, EVEN IF AMD HAS BEEN ADVISED OF * THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES, * THE ABOVE LIMITATION MAY NOT APPLY TO YOU. * * AMD does not assume any responsibility for any errors which may appear in * the Materials or any other related information provided to you by AMD, or * result from use of the Materials or any related information. * * You agree that you will not reverse engineer or decompile the Materials. * * NO SUPPORT OBLIGATION: AMD is not obligated to furnish, support, or make any * further information, software, technical information, know-how, or show-how * available to you. Additionally, AMD retains the right to modify the * Materials at any time, without notice, and is not obligated to provide such * modified Materials to you. * * U.S. GOVERNMENT RESTRICTED RIGHTS: The Materials are provided with * "RESTRICTED RIGHTS." Use, duplication, or disclosure by the Government is * subject to the restrictions as set forth in FAR 52.227-14 and * DFAR252.227-7013, et seq., or its successor. Use of the Materials by the * Government constitutes acknowledgement of AMD's proprietary rights in them. * * EXPORT ASSURANCE: You agree and certify that neither the Materials, nor any * direct product thereof will be exported directly or indirectly, into any * country prohibited by the United States Export Administration Act and the * regulations thereunder, without the required authorization from the U.S. * government nor will be used for any purpose prohibited by the same. ****************************************************************************** */ /*---------------------------------------------------------------------------- * This file provides functions, that will generate SLIT tables *---------------------------------------------------------------------------- */ /*---------------------------------------------------------------------------------------- * M O D U L E S U S E D *---------------------------------------------------------------------------------------- */ #include "AGESA.h" #include "amdlib.h" #include "OptionSlit.h" #include "heapManager.h" #include "cpuLateInit.h" #include "cpuRegisters.h" #include "Ids.h" #include "cpuFeatures.h" #include "cpuFamilyTranslation.h" #include "cpuL3Features.h" #include "Filecode.h" CODE_GROUP (G3_DXE) RDATA_GROUP (G3_DXE) #define FILECODE PROC_CPU_FEATURE_CPUSLIT_FILECODE /*---------------------------------------------------------------------------------------- * D E F I N I T I O N S A N D M A C R O S *---------------------------------------------------------------------------------------- */ extern OPTION_SLIT_CONFIGURATION OptionSlitConfiguration; // global user config record STATIC ACPI_TABLE_HEADER ROMDATA CpuSlitHdrStruct = { {'S','L','I','T'}, 0, 1, 0, {'A','M','D',' ',' ',' '}, {'A','G','E','S','A',' ',' ',' '}, 1, {'A','M','D',' '}, 1 }; /*---------------------------------------------------------------------------------------- * T Y P E D E F S A N D S T R U C T U R E S *---------------------------------------------------------------------------------------- */ /*---------------------------------------------------------------------------------------- * P R O T O T Y P E S O F L O C A L F U N C T I O N S *---------------------------------------------------------------------------------------- */ VOID STATIC AcpiSlitHBufferFind ( IN OUT AMD_CONFIG_PARAMS *StdHeader, IN UINT8 **SocketTopologyPtr ); /*---------------------------------------------------------------------------------------- * P R O T O T Y P E S O F E X P O R T E D F U N C T I O N S *---------------------------------------------------------------------------------------- */ AGESA_STATUS GetAcpiSlitStub ( IN OUT AMD_CONFIG_PARAMS *StdHeader, IN PLATFORM_CONFIGURATION *PlatformConfig, IN OUT VOID **SlitPtr ); AGESA_STATUS GetAcpiSlitMain ( IN OUT AMD_CONFIG_PARAMS *StdHeader, IN PLATFORM_CONFIGURATION *PlatformConfig, IN OUT VOID **SlitPtr ); AGESA_STATUS ReleaseSlitBufferStub ( IN OUT AMD_CONFIG_PARAMS *StdHeader ); AGESA_STATUS ReleaseSlitBuffer ( IN OUT AMD_CONFIG_PARAMS *StdHeader ); /*---------------------------------------------------------------------------------------- * E X P O R T E D F U N C T I O N S *---------------------------------------------------------------------------------------- */ extern CPU_FAMILY_SUPPORT_TABLE L3FeatureFamilyServiceTable; /*---------------------------------------------------------------------------------------*/ /** * * This function generates a complete SLIT table into a memory buffer. * After completion, this table must be set by the system BIOS into its * internal ACPI namespace, and linked into the RSDT/XSDT * * @param[in, out] StdHeader Standard Head Pointer * @param[in] PlatformConfig Config handle for platform specific information * @param[in, out] SlitPtr Point to Slit Struct including buffer address and length * * @retval UINT32 AGESA_STATUS */ AGESA_STATUS CreateAcpiSlit ( IN OUT AMD_CONFIG_PARAMS *StdHeader, IN PLATFORM_CONFIGURATION *PlatformConfig, IN OUT VOID **SlitPtr ) { AGESA_TESTPOINT (TpProcCpuEntrySlit, StdHeader); return ((*(OptionSlitConfiguration.SlitFeature)) (StdHeader, PlatformConfig, SlitPtr)); } /*---------------------------------------------------------------------------------------*/ /** * * This is the default routine for use when the SLIT option is NOT requested. * * The option install process will create and fill the transfer vector with * the address of the proper routine (Main or Stub). The link optimizer will * strip out of the .DLL the routine that is not used. * * @param[in, out] StdHeader Standard Head Pointer * @param[in] PlatformConfig Config handle for platform specific information * @param[in, out] SlitPtr Point to Slit Struct including buffer address and length * * @retval AGESA_STATUS */ AGESA_STATUS GetAcpiSlitStub ( IN OUT AMD_CONFIG_PARAMS *StdHeader, IN PLATFORM_CONFIGURATION *PlatformConfig, IN OUT VOID **SlitPtr ) { return AGESA_UNSUPPORTED; } /*---------------------------------------------------------------------------------------*/ /** * * This function generates a complete SLIT table into a memory buffer. * After completion, this table must be set by the system BIOS into its * internal ACPI namespace, and linked into the RSDT/XSDT * * @param[in, out] StdHeader Standard Head Pointer * @param[in] PlatformConfig Config handle for platform specific information * @param[in, out] SlitPtr Point to Slit Struct including buffer address and length * * @retval UINT32 AGESA_STATUS */ AGESA_STATUS GetAcpiSlitMain ( IN OUT AMD_CONFIG_PARAMS *StdHeader, IN PLATFORM_CONFIGURATION *PlatformConfig, IN OUT VOID **SlitPtr ) { UINT8 MaxHops; UINT8 SocketNum; UINT8 i; UINT8 j; UINT8 *BufferPtr; UINT8 *SocketTopologyDataPtr; UINT8 *SocketTopologyPtr; UINT32 Socket; BOOLEAN IsProbeFilterEnabled; ACPI_TABLE_HEADER *CpuSlitHeaderStructPtr; AGESA_STATUS Flag; ALLOCATE_HEAP_PARAMS AllocStruct; L3_FEATURE_FAMILY_SERVICES *FamilyServices; MaxHops = 0; SocketTopologyPtr = NULL; Flag = AGESA_ERROR; IsProbeFilterEnabled = FALSE; // find out the pointer to the BufferHandle which contains // Node Topology information AcpiSlitHBufferFind (StdHeader, &SocketTopologyPtr); if (SocketTopologyPtr == NULL) { return (Flag); } SocketNum = *SocketTopologyPtr; IDS_HDT_CONSOLE (CPU_TRACE, " SLIT is created\n"); // create a buffer by calling IBV callout routine AllocStruct.RequestedBufferSize = (SocketNum * SocketNum) + AMD_ACPI_SLIT_SOCKET_NUM_LENGTH + sizeof (ACPI_TABLE_HEADER); AllocStruct.BufferHandle = AMD_ACPI_SLIT_BUFFER_HANDLE; AllocStruct.Persist = HEAP_SYSTEM_MEM; if (HeapAllocateBuffer (&AllocStruct, StdHeader) != AGESA_SUCCESS) { return (Flag); } *SlitPtr = AllocStruct.BufferPtr; //SLIT header LibAmdMemCopy (*SlitPtr, (VOID *) &CpuSlitHdrStruct, (UINTN) (sizeof (ACPI_TABLE_HEADER)), StdHeader); CpuSlitHeaderStructPtr = (ACPI_TABLE_HEADER *) *SlitPtr; CpuSlitHeaderStructPtr->TableLength = (UINT32) AllocStruct.RequestedBufferSize; BufferPtr = *SlitPtr; Flag = AGESA_SUCCESS; // SLIT body // Check if Probe Filter is enabled if (IsFeatureEnabled (L3Features, PlatformConfig, StdHeader)) { IsProbeFilterEnabled = TRUE; for (Socket = 0; Socket < GetPlatformNumberOfSockets (); Socket++) { if (IsProcessorPresent (Socket, StdHeader)) { GetFeatureServicesOfSocket (&L3FeatureFamilyServiceTable, Socket, (CONST VOID **)&FamilyServices, StdHeader); if ((FamilyServices == NULL) || (!FamilyServices->IsHtAssistSupported (FamilyServices, PlatformConfig, StdHeader))) { IsProbeFilterEnabled = FALSE; break; } } } } if (!IsProbeFilterEnabled) { // probe filter is disabled // get MaxHops SocketTopologyDataPtr = SocketTopologyPtr + sizeof (SocketNum); for (i = 0; i < SocketNum; i++) { for (j = 0; j < SocketNum; j++) { if (*SocketTopologyDataPtr > MaxHops) { MaxHops = *SocketTopologyDataPtr; } SocketTopologyDataPtr++; } } // the Max hop entries have a value of 13 // and all other entries have 10. SocketTopologyDataPtr = SocketTopologyPtr + sizeof (SocketNum); for (i = 0; i < SocketNum; i++) { for (j = 0; j < SocketNum; j++) { if (*SocketTopologyDataPtr++ == MaxHops) { *(BufferPtr + sizeof (ACPI_TABLE_HEADER) + AMD_ACPI_SLIT_SOCKET_NUM_LENGTH + (i * SocketNum) + j) = 13; } else { *(BufferPtr + sizeof (ACPI_TABLE_HEADER) + AMD_ACPI_SLIT_SOCKET_NUM_LENGTH + (i * SocketNum) + j) = 10; } } } } else { // probe filter is enabled // formula : num_hops * 6 + 10 SocketTopologyDataPtr = SocketTopologyPtr + sizeof (SocketNum); for (i = 0; i < SocketNum; i++) { for (j = 0; j < SocketNum; j++) { *(BufferPtr + sizeof (ACPI_TABLE_HEADER) + AMD_ACPI_SLIT_SOCKET_NUM_LENGTH + (i * SocketNum) + j) = ((*SocketTopologyDataPtr++) * 6) + 10; } } } BufferPtr += sizeof (ACPI_TABLE_HEADER); *((UINT64 *) BufferPtr) = (UINT64) SocketNum; //Update SLIT header Checksum ChecksumAcpiTable ((ACPI_TABLE_HEADER *) *SlitPtr, StdHeader); return (Flag); } /*--------------------------------------------------------------------------------------- * L O C A L F U N C T I O N S *--------------------------------------------------------------------------------------- */ /*---------------------------------------------------------------------------------------*/ /** * * Find out the pointer to the BufferHandle which contains * Node Topology information * * @param[in, out] StdHeader Standard Head Pointer * @param[in] SocketTopologyPtr Point to the address of Socket Topology * */ VOID STATIC AcpiSlitHBufferFind ( IN OUT AMD_CONFIG_PARAMS *StdHeader, IN UINT8 **SocketTopologyPtr ) { LOCATE_HEAP_PTR LocateBuffer; LocateBuffer.BufferHandle = HOP_COUNT_TABLE_HANDLE; if (HeapLocateBuffer (&LocateBuffer, StdHeader) == AGESA_SUCCESS) { *SocketTopologyPtr = (UINT8 *) LocateBuffer.BufferPtr; } return; } /* -----------------------------------------------------------------------------*/ /** * ReleaseSlitBufferStub * * Description: * This is the default routine for use when the SLIT option is NOT requested. * * Parameters: * @param[in, out] *StdHeader * * @retval AGESA_STATUS * */ AGESA_STATUS ReleaseSlitBufferStub ( IN OUT AMD_CONFIG_PARAMS *StdHeader ) { return AGESA_UNSUPPORTED; } /* -----------------------------------------------------------------------------*/ /** * ReleaseSlitBuffer * * Description: * Deallocate SLIT buffer * * Parameters: * @param[in, out] *StdHeader * * @retval AGESA_STATUS * */ AGESA_STATUS ReleaseSlitBuffer ( IN OUT AMD_CONFIG_PARAMS *StdHeader ) { HeapDeallocateBuffer ((UINT32) HOP_COUNT_TABLE_HANDLE, StdHeader); return AGESA_SUCCESS; }