/* SPDX-License-Identifier: GPL-2.0-only */ #ifndef _SOC_CHIP_H_ #define _SOC_CHIP_H_ #include #include #include #include #include #include #include #include #include #include #include #include #include /* Types of different SKUs */ enum soc_intel_meteorlake_power_limits { MTL_P_POWER_LIMITS_1, MTL_P_POWER_LIMITS_2, MTL_P_POWER_LIMITS_3, MTL_P_POWER_LIMITS_4, MTL_POWER_LIMITS_COUNT }; /* Types of display ports */ enum ddi_ports { DDI_PORT_A, DDI_PORT_B, DDI_PORT_C, DDI_PORT_1, DDI_PORT_2, DDI_PORT_3, DDI_PORT_4, DDI_PORT_COUNT, }; enum ddi_port_flags { DDI_ENABLE_DDC = 1 << 0, DDI_ENABLE_HPD = 1 << 1, }; /* * The Max Pkg Cstate * Values 0 - C0/C1, 1 - C2, 2 - C3, 3 - C6, 4 - C7, 5 - C7S, 6 - C8, 7 - C9, 8 - C10, * 254 - CPU Default , 255 - Auto. */ enum pkgcstate_limit { LIMIT_C0_C1 = 0, LIMIT_C2 = 1, LIMIT_C3 = 2, LIMIT_C6 = 3, LIMIT_C7 = 4, LIMIT_C7S = 5, LIMIT_C8 = 6, LIMIT_C9 = 7, LIMIT_C10 = 8, LIMIT_CPUDEFAULT = 254, LIMIT_AUTO = 255, }; /* Bit values for use in LpmStateEnableMask. */ enum lpm_state_mask { LPM_S0i2_0 = BIT(0), LPM_S0i2_1 = BIT(1), LPM_S0i2_2 = BIT(2), LPM_S0i3_0 = BIT(3), LPM_S0i3_1 = BIT(4), LPM_S0i3_2 = BIT(5), LPM_S0i3_3 = BIT(6), LPM_S0i3_4 = BIT(7), LPM_S0iX_ALL = LPM_S0i2_0 | LPM_S0i2_1 | LPM_S0i2_2 | LPM_S0i3_0 | LPM_S0i3_1 | LPM_S0i3_2 | LPM_S0i3_3 | LPM_S0i3_4, }; struct soc_intel_meteorlake_config { /* Common struct containing soc config data required by common code */ struct soc_intel_common_config common_soc_config; /* Common struct containing power limits configuration information */ struct soc_power_limits_config power_limits_config[MTL_POWER_LIMITS_COUNT]; /* Gpio group routed to each dword of the GPE0 block. Values are * of the form PMC_GPP_[A:U] or GPD. */ uint8_t pmc_gpe0_dw0; /* GPE0_31_0 STS/EN */ uint8_t pmc_gpe0_dw1; /* GPE0_63_32 STS/EN */ uint8_t pmc_gpe0_dw2; /* GPE0_95_64 STS/EN */ /* Generic IO decode ranges */ uint32_t gen1_dec; uint32_t gen2_dec; uint32_t gen3_dec; uint32_t gen4_dec; /* Enable S0iX support */ int s0ix_enable; /* Support for TCSS xhci, xdci, TBT PCIe root ports and DMA controllers */ uint8_t tcss_d3_hot_disable; /* Support for TBT PCIe root ports and DMA controllers with D3Hot->D3Cold */ uint8_t tcss_d3_cold_disable; /* Enable DPTF support */ int dptf_enable; /* Deep SX enable for both AC and DC */ int deep_s3_enable_ac; int deep_s3_enable_dc; int deep_s5_enable_ac; int deep_s5_enable_dc; /* Deep Sx Configuration * DSX_EN_WAKE_PIN - Enable WAKE# pin * DSX_EN_LAN_WAKE_PIN - Enable LAN_WAKE# pin * DSX_DIS_AC_PRESENT_PD - Disable pull-down on AC_PRESENT pin */ uint32_t deep_sx_config; /* TCC activation offset */ uint32_t tcc_offset; /* System Agent dynamic frequency support. Only effects ULX/ULT CPUs. * When enabled memory will be training at two different frequencies. * 0:Disabled, 1:Enabled */ enum { SAGV_DISABLED, SAGV_ENABLED, } sagv; /* Rank Margin Tool. 1:Enable, 0:Disable */ uint8_t rmt; /* USB related */ struct usb2_port_config usb2_ports[CONFIG_SOC_INTEL_USB2_DEV_MAX]; struct usb3_port_config usb3_ports[CONFIG_SOC_INTEL_USB3_DEV_MAX]; /* Wake Enable Bitmap for USB2 ports */ uint16_t usb2_wake_enable_bitmap; /* Wake Enable Bitmap for USB3 ports */ uint16_t usb3_wake_enable_bitmap; /* Program OC pins for TCSS */ struct tcss_port_config tcss_ports[MAX_TYPE_C_PORTS]; /* Validate TBT firmware authenticated and loaded into IMR */ bool tbt_authentication; /* SATA related */ uint8_t sata_mode; uint8_t sata_salp_support; uint8_t sata_ports_enable[8]; uint8_t sata_ports_dev_slp[8]; /* * Enable(0)/Disable(1) SATA Power Optimizer on PCH side. * Default 0. Setting this to 1 disables the SATA Power Optimizer. */ uint8_t sata_pwr_optimize_disable; /* * SATA Port Enable Dito Config. * Enable DEVSLP Idle Timeout settings (DmVal, DitoVal). */ uint8_t sata_ports_enable_dito_config[8]; /* SataPortsDmVal is the DITO multiplier. Default is 15. */ uint8_t sata_ports_dm_val[8]; /* SataPortsDitoVal is the DEVSLP Idle Timeout, default is 625ms */ uint16_t sata_ports_dito_val[8]; /* Audio related */ uint8_t pch_hda_dsp_enable; /* iDisp-Link T-Mode 0: 2T, 2: 4T, 3: 8T, 4: 16T */ enum { HDA_TMODE_2T = 0, HDA_TMODE_4T = 2, HDA_TMODE_8T = 3, HDA_TMODE_16T = 4, } pch_hda_idisp_link_tmode; /* iDisp-Link Freq 4: 96MHz, 3: 48MHz. */ enum { HDA_LINKFREQ_48MHZ = 3, HDA_LINKFREQ_96MHZ = 4, } pch_hda_idisp_link_frequency; bool pch_hda_idisp_codec_enable; struct pcie_rp_config pcie_rp[CONFIG_MAX_ROOT_PORTS]; uint8_t pcie_clk_config_flag[CONFIG_MAX_PCIE_CLOCK_SRC]; /* Gfx related */ enum { IGD_SM_0MB = 0x00, IGD_SM_32MB = 0x01, IGD_SM_64MB = 0x02, IGD_SM_96MB = 0x03, IGD_SM_128MB = 0x04, IGD_SM_160MB = 0x05, IGD_SM_4MB = 0xF0, IGD_SM_8MB = 0xF1, IGD_SM_12MB = 0xF2, IGD_SM_16MB = 0xF3, IGD_SM_20MB = 0xF4, IGD_SM_24MB = 0xF5, IGD_SM_28MB = 0xF6, IGD_SM_36MB = 0xF8, IGD_SM_40MB = 0xF9, IGD_SM_44MB = 0xFA, IGD_SM_48MB = 0xFB, IGD_SM_52MB = 0xFC, IGD_SM_56MB = 0xFD, IGD_SM_60MB = 0xFE, } igd_dvmt50_pre_alloc; uint8_t skip_ext_gfx_scan; /* Enable/Disable EIST. 1b:Enabled, 0b:Disabled */ uint8_t eist_enable; uint8_t PmTimerDisabled; /* * SerialIO device mode selection: * PchSerialIoDisabled, * PchSerialIoPci, * PchSerialIoHidden, * PchSerialIoLegacyUart, * PchSerialIoSkipInit */ uint8_t serial_io_i2c_mode[CONFIG_SOC_INTEL_I2C_DEV_MAX]; uint8_t serial_io_gspi_mode[CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_MAX]; uint8_t serial_io_uart_mode[CONFIG_SOC_INTEL_UART_DEV_MAX]; /* * GSPIn Default Chip Select Mode: * 0:Hardware Mode, * 1:Software Mode */ uint8_t serial_io_gspi_cs_mode[CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_MAX]; /* * GSPIn Default Chip Select State: * 0: Low, * 1: High */ uint8_t serial_io_gspi_cs_state[CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_MAX]; /* CNVi BT Core Enable/Disable */ bool cnvi_bt_core; /* CNVi BT Audio Offload: Enable/Disable BT Audio Offload. */ bool cnvi_bt_audio_offload; /* * These GPIOs will be programmed by the IOM to handle biasing of the * Type-C aux (SBU) signals when certain alternate modes are used. * `pad_auxn_dc` should be assigned to the GPIO pad providing negative * bias (name usually contains `AUXN_DC` or `AUX_N`); similarly, * `pad_auxp_dc` should be assigned to the GPIO providing positive bias * (name often contains `AUXP_DC` or `_AUX_P`). */ struct typec_aux_bias_pads typec_aux_bias_pads[MAX_TYPE_C_PORTS]; /* * SOC Aux orientation override: * This is a bitfield that corresponds to up to 4 TCSS ports on MTL. * Even numbered bits (0, 2, 4, 6) control the retimer being handled by SOC. * Odd numbered bits (1, 3, 5, 7) control the orientation of the physical aux lines * on the motherboard. */ uint16_t tcss_aux_ori; /* Connect Topology Command timeout value */ uint16_t itbt_connect_topology_timeout_in_ms; /* * Override GPIO PM configuration: * 0: Use FSP default GPIO PM program, * 1: coreboot to override GPIO PM program */ uint8_t gpio_override_pm; /* * GPIO PM configuration: 0 to disable, 1 to enable power gating * Bit 6-7: Reserved * Bit 5: MISCCFG_GPSIDEDPCGEN * Bit 4: MISCCFG_GPRCOMPCDLCGEN * Bit 3: MISCCFG_GPRTCDLCGEN * Bit 2: MISCCFG_GSXLCGEN * Bit 1: MISCCFG_GPDPCGEN * Bit 0: MISCCFG_GPDLCGEN */ uint8_t gpio_pm[TOTAL_GPIO_COMM]; /* DP config */ /* * Port config * 0:Disabled, 1:eDP, 2:MIPI DSI */ uint8_t ddi_port_A_config; uint8_t ddi_port_B_config; /* Enable(1)/Disable(0) HPD/DDC */ uint8_t ddi_ports_config[DDI_PORT_COUNT]; /* * Override CPU flex ratio value: * CPU ratio value controls the maximum processor non-turbo ratio. * Valid Range 0 to 63. * * In general descriptor provides option to set default cpu flex ratio. * Default cpu flex ratio is 0 ensures booting with non-turbo max frequency. * That's the reason FSP skips cpu_ratio override if cpu_ratio is 0. * * Only override CPU flex ratio if don't want to boot with non-turbo max. */ uint8_t cpu_ratio_override; /* * Enable(0)/Disable(1) DMI Power Optimizer on PCH side. * Default 0. Setting this to 1 disables the DMI Power Optimizer. */ uint8_t dmi_pwr_optimize_disable; /* * Enable(1)/Disable(0) CPU Replacement check. * Default 0. Setting this to 1 to check CPU replacement. */ uint8_t cpu_replacement_check; /* ISA Serial Base selection. */ enum { ISA_SERIAL_BASE_ADDR_3F8, ISA_SERIAL_BASE_ADDR_2F8, } isa_serial_uart_base; /* * Assign clock source port for GbE. 0: Disable, N-1: port number * Default 0. */ uint8_t lan_clk; /* * Enable or Disable Package C-state Demotion. * Default is set to 0. * Set this to 1 in order to disable Package C-state demotion. */ bool disable_package_c_state_demotion; /* Enable PCH to CPU energy report feature. */ bool pch_pm_energy_report_enable; /* Energy-Performance Preference (HWP feature) */ bool enable_energy_perf_pref; uint8_t energy_perf_pref_value; bool disable_vmx; }; typedef struct soc_intel_meteorlake_config config_t; #endif