config SOC_INTEL_BROADWELL bool help Intel Broadwell and Haswell ULT support. if SOC_INTEL_BROADWELL config CPU_SPECIFIC_OPTIONS def_bool y select ACPI_INTEL_HARDWARE_SLEEP_VALUES select ARCH_BOOTBLOCK_X86_32 select ARCH_VERSTAGE_X86_32 select ARCH_ROMSTAGE_X86_32 select ARCH_RAMSTAGE_X86_32 select BOOT_DEVICE_SUPPORTS_WRITES select CACHE_MRC_SETTINGS select MRC_SETTINGS_PROTECT select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM if RELOCATABLE_RAMSTAGE select CPU_INTEL_FIRMWARE_INTERFACE_TABLE select SUPPORT_CPU_UCODE_IN_CBFS select HAVE_MONOTONIC_TIMER select HAVE_SMI_HANDLER select HAVE_HARD_RESET select HAVE_USBDEBUG select IOAPIC select MMCONF_SUPPORT_DEFAULT select RELOCATABLE_MODULES select RELOCATABLE_RAMSTAGE select REG_SCRIPT select PARALLEL_MP select PCIEXP_ASPM select PCIEXP_COMMON_CLOCK select PCIEXP_CLK_PM select PCIEXP_L1_SUB_STATE select RTC select SMM_TSEG select SMP select SPI_FLASH select SSE2 select SUPPORT_CPU_UCODE_IN_CBFS select TSC_CONSTANT_RATE select TSC_SYNC_MFENCE select UDELAY_TSC select SOC_INTEL_COMMON select HAVE_INTEL_FIRMWARE select SOC_INTEL_COMMON_ACPI_WAKE_SOURCE select HAVE_SPI_CONSOLE_SUPPORT config BOOTBLOCK_CPU_INIT string default "soc/intel/broadwell/bootblock/cpu.c" config BOOTBLOCK_NORTHBRIDGE_INIT string default "soc/intel/broadwell/bootblock/systemagent.c" config BOOTBLOCK_SOUTHBRIDGE_INIT string default "soc/intel/broadwell/bootblock/pch.c" config MMCONF_BASE_ADDRESS hex default 0xf0000000 config SERIAL_CPU_INIT bool default n config SMM_TSEG_SIZE hex default 0x800000 config IED_REGION_SIZE hex default 0x400000 config SMM_RESERVED_SIZE hex default 0x100000 config VGA_BIOS_ID string default "8086,0406" config CACHE_MRC_SIZE_KB int default 512 config DCACHE_RAM_BASE hex default 0xff7c0000 config DCACHE_RAM_SIZE hex default 0x10000 help The size of the cache-as-ram region required during bootblock and/or romstage. Note DCACHE_RAM_SIZE and DCACHE_RAM_MRC_VAR_SIZE must add up to a power of 2. config DCACHE_RAM_MRC_VAR_SIZE hex default 0x30000 help The amount of cache-as-ram region required by the reference code. config HAVE_MRC bool "Add a Memory Reference Code binary" help Select this option to add a Memory Reference Code binary to the resulting coreboot image. Note: Without this binary coreboot will not work if HAVE_MRC config MRC_FILE string "Intel Memory Reference Code path and filename" depends on HAVE_MRC default "mrc.bin" help The filename of the file to use as Memory Reference Code binary. config MRC_BIN_ADDRESS hex default 0xfffa0000 config CACHE_MRC_SETTINGS bool "Save cached MRC settings" default y endif # HAVE_MRC config PRE_GRAPHICS_DELAY int "Graphics initialization delay in ms" default 0 help On some systems, coreboot boots so fast that connected monitors (mostly TVs) won't be able to wake up fast enough to talk to the VBIOS. On those systems we need to wait for a bit before executing the VBIOS. config RESET_ON_INVALID_RAMSTAGE_CACHE bool "Reset the system on S3 wake when ramstage cache invalid." default n depends on RELOCATABLE_RAMSTAGE help The romstage code caches the loaded ramstage program in SMM space. On S3 wake the romstage will copy over a fresh ramstage that was cached in the SMM space. This option determines the action to take when the ramstage cache is invalid. If selected the system will reset otherwise the ramstage will be reloaded from cbfs. config INTEL_PCH_UART_CONSOLE bool "Use Serial IO UART for console" default n select DRIVERS_UART_8250MEM config INTEL_PCH_UART_CONSOLE_NUMBER hex "Serial IO UART number to use for console" default 0x0 depends on INTEL_PCH_UART_CONSOLE config TTYS0_BASE hex default 0xd6000000 depends on INTEL_PCH_UART_CONSOLE config EHCI_BAR hex default 0xd8000000 config EHCI_DEBUG_OFFSET hex default 0xa0 config SERIRQ_CONTINUOUS_MODE bool default y help If you set this option to y, the serial IRQ machine will be operated in continuous mode. config HAVE_REFCODE_BLOB depends on ARCH_X86 bool "An external reference code blob should be put into cbfs." default n help The reference code blob will be placed into cbfs. if HAVE_REFCODE_BLOB config REFCODE_BLOB_FILE string "Path and filename to reference code blob." default "refcode.elf" help The path and filename to the file to be added to cbfs. endif # HAVE_REFCODE_BLOB config HAVE_ME_BIN def_bool y config BUILD_WITH_FAKE_IFD def_bool !HAVE_IFD_BIN config CHIPSET_BOOTBLOCK_INCLUDE string default "soc/intel/broadwell/bootblock/timestamp.inc" config BROADWELL_POWER_OPTIMIZER bool "Enable Power Optimizer" default y if CHROMEOS help Enable the power optimizer for the High Speed I/O Power Control (HSIOPC). This can break graphics under Windows, but can improve battery life under 'mostly idle' conditions. endif