/* * This file is part of the coreboot project. * * Copyright (C) 2005 - 2008 Advanced Micro Devices, Inc. * Copyright (C) 2007 coresystems GmbH * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; version 2 of the License. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. */ // 2005.9 yhlu serengeti support // 2005.9 yhlu modify that to more dynamic for AMD Opteron Based MB // 2007.9 stepan improve code documentation #include #include #include #include #include #include /* * Why we need the pci1234[] array * * It will keep the sequence of HT devices in the HT link registers even when a * given HT I/O card is not installed. * * The final result for pci1234[] will be * * pci1234[0] will record the south bridge link and bus range * pci1234[i] will record HT chain i. * * For example, on the Tyan S2885 ramstage will put the AMD8151 chain (HT * link 0) into the register 0xE0, and the AMD8131/8111 HT chain into the * register 0xE4. * * So we need to make sure that the south bridge link will always be on * pci1234[0]. * * Imagine a scenario with multiple HT I/O cards, where you don't install HT I/O 1, * but you only install HT I/O 2 and HT I/O 3. The HT I/Os will end up in registers * 0xE4 and 0xE8. * * But we want to leave pci1234[1] to HT I/O 1 (even though it is disabled), * and let HT I/O 2 and HT I/O 3 still use pci1234[2] and pci1234[3]. * * So we keep the sequence. You need to preset the pci1234[1], pci1234[2], * pci1234[3] for this purpose. * * For this example you need to set * * unsigned pci1234[] = { * 0x0000ff0, * 0x0000f10, // HT IO 1 card always on node 1 * 0x0000f20, // HT IO 2 card always on node 2 * 0x0000f30 // HT IO 3 card always on node 3 * }; * * For 2P + htio(n1) + htio(n0_1) + htio(n1_1), 2P + htio(n1) + 2P + htio(n2) + htio(n3): * You need an array pci1234[6]: * * unsigned pci1234[] = { * 0x0000ff0, * 0x0000010, // HT IO 1 card always on node 1 * 0x0000f00, // HT IO 2 card always on node 0 * 0x0000110, // HT IO 3 card always on node 1 * 0x0000f20, // HT IO 4 card always on node 2 * 0x0000f30 // HT IO 5 card always on node 3 * }; * * * For 4p+htio(n1)+htio(n2)+htio(n3),4p+htio(n1)+4p+htio(n6)+htio(n7): * You need an array pci1234[6]: * * unsigned pci1234[] = { * 0x0000ff0, * 0x0000f10, // HT IO 1 card always on node 1 * 0x0000f20, // HT IO 2 card always on node 2 * 0x0000f30, // HT IO 3 card always on node 3 * 0x0000f60, // HT IO 4 card always on node 6 * 0x0000f70 // HT IO 5 card always on node 7 * }; * * * For 2p + htio(n1) + htio(n0_1) + htio(n1_1), 2P + htio(n1) + 2P + * htio(n2) + htio(n3), 2P + htio(n1) + 4P + htio(n4) + htio(n5), * you need an array pci1234[8]: * * unsigned pci1234[] = { * 0x0000ff0, * 0x0000010, // HT IO 1 card always on node 1 * 0x0000f00, // HT IO 2 card always on node 0 * 0x0000110, // HT IO 3 card always on node 1 * 0x0000f20, // HT IO 4 card always on node 2 * 0x0000f30 // HT IO 5 card always on node 3 * 0x0000f40, // HT IO 6 card always on node 4 * 0x0000f50 // HT IO 7 card always on node 5 * }; * * * For 4P + htio(n1) + htio(n2) + htio(n3), 4p + htio(n1) + 2p + htio(n4) + * htio(n5), 4p + htio(n1) + 4p + htio(n6) + htio(n7), * you need an array pci1234[8]: * * unsigned pci1234[] = { * 0x0000ff0, * 0x0000f10, // HT IO 1 card always on node 1 * 0x0000f20, // HT IO 2 card always on node 2 * 0x0000f30, // HT IO 3 card always on node 3 * 0x0000f40, // HT IO 4 card always on node 4 * 0x0000f50 // HT IO 5 card always on node 5 * 0x0000f60, // HT IO 6 card always on node 6 * 0x0000f70 // HT IO 7 card always on node 7 * }; * * * So the maximum posible value of HC_POSSIBLE_NUM is 8. (FIXME Why?) * * 1n: 3 * 2n: 2x2 - 1 * 4n: 1x4 - 2 * 6n: 2 * 8n: 2 * Total: 12 * * Just put all the possible HT Node/link to the list tp pci1234[] in * src/mainboard//get_bus_conf.c * * What about co-processor in socket 1 on a 2 way system? Or socket 2 and * socket 3 on a 4 way system? Treat that as an HC, too! * */ void get_sblk_pci1234(void) { struct device *dev; int i,j; uint32_t dword; /* read PCI_DEV(0,0x18,0) 0x64 bit [8:9] to find out SbLink m */ dev = dev_find_slot(0, PCI_DEVFN(0x18,0)); dword = pci_read_config32(dev, 0x64); sysconf.sblk = (dword>>8) & 0x3; dword &=0x0300; dword |= 1; sysconf.pci1234[0] = dword; sysconf.hcid[0] = 0; /* About hardcoded numbering for HT_IO support * * Set the node_id and link_id that could have a HT chain in the one * array, (FIXME: which one?) then check if is enabled. Then update * final value */ /* Here we need to set hcdn * * 1. hypertransport.c needs to record hcdn_reg together with 0xe0, * 0xe4, 0xe8, 0xec when are set (FIXME: when WHAT is set?) * * 2. So at the same time we need update hcdn with hcdn_reg here. FIXME: Why? */ dev = dev_find_slot(0, PCI_DEVFN(0x18, 1)); for (j = 0; j < 4; j++) { uint32_t dwordx; dwordx = pci_read_config32(dev, 0xe0 + j*4); dwordx &=0xffff0ff1; /* keep bus num, node_id, link_num, enable bits */ if ((dwordx & 0xff1) == dword) { /* SBLINK */ sysconf.pci1234[0] = dwordx; sysconf.hcdn[0] = sysconf.hcdn_reg[j]; continue; } if ((dwordx & 1) == 1) { /* We need to find out the number of HC * for exact match */ for (i = 1; i < sysconf.hc_possible_num; i++) { if ((dwordx & 0xff0) == (sysconf.pci1234[i] & 0xff0)) { sysconf.pci1234[i] = dwordx; sysconf.hcdn[i] = sysconf.hcdn_reg[j]; break; } } /* For 0xff0 match or same node */ for (i = 1; i < sysconf.hc_possible_num; i++) { if ((dwordx & 0xff0) == (dwordx & sysconf.pci1234[i] & 0xff0)) { sysconf.pci1234[i] = dwordx; sysconf.hcdn[i] = sysconf.hcdn_reg[j]; break; } } } } for (i = 1; i < sysconf.hc_possible_num; i++) { if ((sysconf.pci1234[i] & 1) != 1) { sysconf.pci1234[i] = 0; sysconf.hcdn[i] = 0x20202020; } sysconf.hcid[i] = 0; } }