chip soc/intel/braswell

	############################################################
	# Set the parameters for MemoryInit
	############################################################

	register "PcdMrcInitTsegSize" = "8"	# SMM Region size in MiB

	register "PcdMrcInitMmioSize" = "0x0800"
	register "PcdMrcInitSpdAddr1" = "0xa0"
	register "PcdMrcInitSpdAddr2" = "0xa2"
	register "PcdIgdDvmt50PreAlloc" = "1"
	register "PcdApertureSize" = "2"
	register "PcdGttSize" = "1"
	register "PcdDvfsEnable" = "0"

	############################################################
	# Set the parameters for SiliconInit
	############################################################

	register "PcdSdcardMode" = "PCH_ACPI_MODE"
	register "PcdEnableHsuart0" = "0"
	register "PcdEnableHsuart1" = "1"
	register "PcdEnableAzalia" = "1"
	register "PcdEnableXhci" = "1"
	register "PcdEnableLpe" = "1"
	register "PcdEnableDma0" = "1"
	register "PcdEnableDma1" = "1"
	register "PcdEnableI2C0" = "1"
	register "PcdEnableI2C1" = "1"
	register "PcdEnableI2C2" = "1"
	register "PcdEnableI2C3" = "1"
	register "PcdEnableI2C4" = "1"
	register "PcdEnableI2C5" = "1"
	register "PcdEnableI2C6" = "1"
	register "PunitPwrConfigDisable" = "0"	# Enable SVID
	register "ChvSvidConfig" = "SVID_PMIC_CONFIG"
	register "PcdEmmcMode" = "PCH_ACPI_MODE"
	register "PcdUsb3ClkSsc" = "1"
	register "PcdDispClkSsc" = "1"
	register "PcdSataClkSsc" = "1"
	register "PcdEnableSata" = "0"		# Disable SATA
	register "Usb2Port0PerPortPeTxiSet" = "7"
	register "Usb2Port0PerPortTxiSet" = "5"
	register "Usb2Port0IUsbTxEmphasisEn" = "2"
	register "Usb2Port0PerPortTxPeHalf" = "1"
	register "Usb2Port1PerPortPeTxiSet" = "7"
	register "Usb2Port1PerPortTxiSet" = "3"
	register "Usb2Port1IUsbTxEmphasisEn" = "2"
	register "Usb2Port1PerPortTxPeHalf" = "1"
	register "Usb2Port2PerPortPeTxiSet" = "7"
	register "Usb2Port2PerPortTxiSet" = "3"
	register "Usb2Port2IUsbTxEmphasisEn" = "2"
	register "Usb2Port2PerPortTxPeHalf" = "1"
	register "Usb2Port3PerPortPeTxiSet" = "7"
	register "Usb2Port3PerPortTxiSet" = "3"
	register "Usb2Port3IUsbTxEmphasisEn" = "2"
	register "Usb2Port3PerPortTxPeHalf" = "1"
	register "Usb2Port4PerPortPeTxiSet" = "7"
	register "Usb2Port4PerPortTxiSet" = "3"
	register "Usb2Port4IUsbTxEmphasisEn" = "2"
	register "Usb2Port4PerPortTxPeHalf" = "1"
	register "Usb3Lane0Ow2tapgen2deemph3p5" = "0x3a"
	register "Usb3Lane1Ow2tapgen2deemph3p5" = "0x64"
	register "Usb3Lane2Ow2tapgen2deemph3p5" = "0x64"
	register "Usb3Lane3Ow2tapgen2deemph3p5" = "0x3a"
	register "PcdSataInterfaceSpeed" = "3"
	register "PcdPchSsicEnable" = "1"
	register "PcdRtcLock" = "0"	# Disable RTC access locking to NVRAM
	register "PMIC_I2CBus" = "0"
	register "ISPEnable" = "0"		# Disable IUNIT
	register "ISPPciDevConfig" = "3"

	# LPE audio codec settings
	register "lpe_codec_clk_freq" = "25" # 25MHz clock
	register "lpe_codec_clk_num" = "0"   # PMC_PLT_CLK[0]

	# Enable devices in ACPI mode
	register "lpss_acpi_mode" = "1"
	register "emmc_acpi_mode" = "1"
	register "sd_acpi_mode" = "1"
	register "lpe_acpi_mode" = "1"

	# Disable SLP_X stretching after SUS power well fail.
	register "disable_slp_x_stretch_sus_fail" = "1"

	# Allow PCIe devices to wake system from suspend
	register "pcie_wake_enable" = "1"

	device cpu_cluster 0 on
		device lapic 0 on end
	end
	device domain 0 on
					# EDS Table 24-4, Figure 24-5
		device pci 00.0 on end	# 8086 2280 - SoC transaction router
		device pci 02.0 on end	# 8086 22b0/22b1 - B1/C0 stepping Graphics and Display
		device pci 03.0 on end	# 8086 22b8 - Camera and Image Processor
		device pci 0b.0 on end	# 8086 22dc - ?
		device pci 10.0 on end	# 8086 2294 - MMC Port
		device pci 11.0 off end	# 8086 0F15 - SDIO Port
		device pci 12.0 on end	# 8086 0F16 - SD Port
		device pci 13.0 off end	# 8086 22a3 - Sata controller
		device pci 14.0 on end	# 8086 22b5 - USB XHCI - Only 1 USB controller at a time
		device pci 15.0 on end	# 8086 22a8 - LP Engine Audio
		device pci 16.0 off end	# 8086 22b7 - USB device
		device pci 18.0 on end	# 8086 22c0 - SIO - DMA
		device pci 18.1 on end	# 8086 22c1 -   I2C Port 1
		device pci 18.2 on end	# 8086 22c2 -   I2C Port 2
		device pci 18.3 on end	# 8086 22c3 -   I2C Port 3
		device pci 18.4 on end	# 8086 22c4 -   I2C Port 4
		device pci 18.5 on end	# 8086 22c5 -   I2C Port 5
		device pci 18.6 on end	# 8086 22c6 -   I2C Port 6
		device pci 18.7 on end	# 8086 22c7 -   I2C Port 7
		device pci 1a.0 on end	# 8086 0F18 - Trusted Execution Engine
		device pci 1b.0 on end	# 8086 0F04 - HD Audio
		device pci 1c.0 on end	# 8086 0000 - PCIe Root Port 1
		device pci 1c.1 on end	# 8086 0000 - PCIe Root Port 2
		device pci 1c.2 on end	# 8086 0000 - PCIe Root Port 3
		device pci 1c.3 on end	# 8086 0000 - PCIe Root Port 4
		device pci 1e.0 on end	# 8086 2286 - SIO - DMA
		device pci 1e.1 off end	# 8086 0F08 -   PWM 1
		device pci 1e.2 off end	# 8086 0F09 -   PWM 2
		device pci 1e.3 on end	# 8086 228a -   HSUART 1
		device pci 1e.4 on end	# 8086 228c -   HSUART 2
		device pci 1e.5 on end	# 8086 228e -   SPI 1
		device pci 1e.6 on end	# 8086 2290 -   SPI 2
		device pci 1e.7 on end	# 8086 22ac -   SPI 3
		device pci 1f.0 on	# 8086 229c - LPC bridge
			chip drivers/pc80/tpm
				# Rising edge interrupt
				register "irq_polarity" = "2"
				device pnp 0c31.0 on
					irq 0x70 = 10
				end
			end
			chip ec/google/chromeec
				device pnp 0c09.0 on end
			end
		end # LPC Bridge
		device pci 1f.3 off end	# 8086 0F12 - SMBus 0
	end
end