/* SPDX-License-Identifier: GPL-2.0-only */ #include <arch/cache.h> #include <boot/coreboot_tables.h> #include <console/console.h> #include <delay.h> #include <device/device.h> #include <device/i2c_simple.h> #include <drivers/ti/tps65090/tps65090.h> #include <soc/clk.h> #include <soc/dp.h> #include <soc/dp-core.h> #include <soc/gpio.h> #include <soc/i2c.h> #include <soc/periph.h> #include <soc/power.h> #include <soc/tmu.h> #include <soc/usb.h> #include <symbols.h> #include <framebuffer_info.h> #include "exynos5250.h" #define MMC0_GPIO_PIN (58) /* convenient shorthand (in MB) */ #define DRAM_START ((uintptr_t)_dram/MiB) #define DRAM_SIZE CONFIG_DRAM_SIZE_MB #define DRAM_END (DRAM_START + DRAM_SIZE) /* plus one... */ /* TODO: transplanted DP stuff, clean up once we have something that works */ static enum exynos5_gpio_pin dp_pd_l = GPIO_Y25; /* active low */ static enum exynos5_gpio_pin dp_rst_l = GPIO_X15; /* active low */ static enum exynos5_gpio_pin dp_hpd = GPIO_X07; /* active high */ static void exynos_dp_bridge_setup(void) { exynos_pinmux_dphpd(); gpio_set_value(dp_pd_l, 1); gpio_cfg_pin(dp_pd_l, GPIO_OUTPUT); gpio_set_pull(dp_pd_l, GPIO_PULL_NONE); gpio_set_value(dp_rst_l, 0); gpio_cfg_pin(dp_rst_l, GPIO_OUTPUT); gpio_set_pull(dp_rst_l, GPIO_PULL_NONE); udelay(10); gpio_set_value(dp_rst_l, 1); } static void exynos_dp_bridge_init(void) { /* De-assert PD (and possibly RST) to power up the bridge */ gpio_set_value(dp_pd_l, 1); gpio_set_value(dp_rst_l, 1); /* * We need to wait for 90ms after bringing up the bridge since * there is a phantom "high" on the HPD chip during its * bootup. The phantom high comes within 7ms of de-asserting * PD and persists for at least 15ms. The real high comes * roughly 50ms after PD is de-asserted. The phantom high * makes it hard for us to know when the NXP chip is up. */ udelay(90000); } static int exynos_dp_hotplug(void) { /* Check HPD. If it's high, we're all good. */ return gpio_get_value(dp_hpd) ? 0 : 1; } static void exynos_dp_reset(void) { gpio_set_value(dp_pd_l, 0); gpio_set_value(dp_rst_l, 0); /* paranoid delay period (300ms) */ udelay(300 * 1000); } /* * This delay is T3 in the LCD timing spec (defined as >200ms). We set * this down to 60ms since that's the approximate maximum amount of time * it'll take a bridge to start outputting LVDS data. The delay of * >200ms is just a conservative value to avoid turning on the backlight * when there's random LCD data on the screen. Shaving 140ms off the * boot is an acceptable trade-off. */ #define LCD_T3_DELAY_MS 60 #define LCD_T5_DELAY_MS 10 #define LCD_T6_DELAY_MS 10 static void backlight_pwm(void) { /*Configure backlight PWM as a simple output high (100% brightness) */ gpio_direction_output(GPIO_B20, 1); udelay(LCD_T6_DELAY_MS * 1000); } static void backlight_en(void) { /* Configure GPIO for LCD_BL_EN */ gpio_direction_output(GPIO_X30, 1); } #define TPS65090_BUS 4 /* Daisy-specific */ #define FET1_CTRL 0x0f #define FET4_CTRL 0x12 #define FET6_CTRL 0x14 static void lcd_vdd(void) { /* Enable FET6, lcd panel */ tps65090_fet_enable(TPS65090_BUS, FET6_CTRL); } static void backlight_vdd(void) { /* Enable FET1, backlight */ tps65090_fet_enable(TPS65090_BUS, FET1_CTRL); udelay(LCD_T5_DELAY_MS * 1000); } static void sdmmc_vdd(void) { /* Enable FET4, P3.3V_SDCARD */ tps65090_fet_enable(TPS65090_BUS, FET4_CTRL); } static enum exynos5_gpio_pin usb_host_vbus = GPIO_X11; static enum exynos5_gpio_pin usb_drd_vbus = GPIO_X27; /* static enum exynos5_gpio_pin hsic_reset_l = GPIO_E10; */ static void prepare_usb(void) { /* Kick this reset off early so it gets at least 100ms to settle */ reset_usb_drd_dwc3(); } static void setup_usb(void) { /* HSIC not needed in firmware on this board */ setup_usb_drd_phy(); setup_usb_drd_dwc3(); setup_usb_host_phy(0); gpio_direction_output(usb_host_vbus, 1); gpio_direction_output(usb_drd_vbus, 1); } //static struct video_info smdk5250_dp_config = { static struct video_info dp_video_info = { /* FIXME: fix video_info struct to use const for name */ .name = (char *)"eDP-LVDS NXP PTN3460", .h_sync_polarity = 0, .v_sync_polarity = 0, .interlaced = 0, .color_space = COLOR_RGB, .dynamic_range = VESA, .ycbcr_coeff = COLOR_YCBCR601, .color_depth = COLOR_8, .link_rate = LINK_RATE_2_70GBPS, .lane_count = LANE_COUNT2, }; /* FIXME: move some place more appropriate */ #define MAX_DP_TRIES 5 /* * This function disables the USB3.0 PLL to save power */ static void disable_usb30_pll(void) { enum exynos5_gpio_pin usb3_pll_l = GPIO_Y11; gpio_direction_output(usb3_pll_l, 0); } static void setup_storage(void) { /* MMC0: Fixed, 8 bit mode, connected with GPIO. */ if (clock_set_mshci(PERIPH_ID_SDMMC0)) printk(BIOS_CRIT, "%s: Failed to set MMC0 clock.\n", __func__); if (gpio_direction_output(MMC0_GPIO_PIN, 1)) { printk(BIOS_CRIT, "%s: Unable to power on MMC0.\n", __func__); } gpio_set_pull(MMC0_GPIO_PIN, GPIO_PULL_NONE); gpio_set_drv(MMC0_GPIO_PIN, GPIO_DRV_4X); exynos_pinmux_sdmmc0(); /* MMC2: Removable, 4 bit mode, no GPIO. */ /* (Must be after romstage to avoid breaking SDMMC boot.) */ clock_set_mshci(PERIPH_ID_SDMMC2); exynos_pinmux_sdmmc2(); } static void gpio_init(void) { /* Set up the I2C buses. */ exynos_pinmux_i2c0(); exynos_pinmux_i2c1(); exynos_pinmux_i2c2(); exynos_pinmux_i2c3(); exynos_pinmux_i2c4(); exynos_pinmux_i2c7(); /* Set up the GPIOs used to arbitrate for I2C bus 4. */ gpio_set_pull(GPIO_F03, GPIO_PULL_NONE); gpio_set_pull(GPIO_E04, GPIO_PULL_NONE); gpio_direction_output(GPIO_F03, 1); gpio_direction_input(GPIO_E04); /* Set up the GPIO used to enable the audio codec. */ gpio_set_pull(GPIO_X17, GPIO_PULL_NONE); gpio_set_pull(GPIO_X15, GPIO_PULL_NONE); gpio_direction_output(GPIO_X17, 1); gpio_direction_output(GPIO_X15, 1); /* Set up the I2S buses. */ exynos_pinmux_i2s0(); exynos_pinmux_i2s1(); } /* this happens after cpu_init where exynos resources are set */ static void mainboard_init(struct device *dev) { int dp_tries; struct s5p_dp_device dp_device = { .base = exynos_dp1, .video_info = &dp_video_info, }; void *fb_addr = (void *)(get_fb_base_kb() * KiB); prepare_usb(); gpio_init(); setup_storage(); i2c_init(TPS65090_BUS, I2C_0_SPEED, I2C_SLAVE); i2c_init(7, I2C_0_SPEED, I2C_SLAVE); tmu_init(&exynos5250_tmu_info); /* Clock Gating all the unused IP's to save power */ clock_gate(); /* Disable USB3.0 PLL to save 250mW of power */ disable_usb30_pll(); sdmmc_vdd(); fb_add_framebuffer_info((uintptr_t)fb_addr, 1366, 768, 2 * 1366, 16); lcd_vdd(); // FIXME: should timeout do { udelay(50); } while (!exynos_dp_hotplug()); exynos_dp_bridge_setup(); for (dp_tries = 1; dp_tries <= MAX_DP_TRIES; dp_tries++) { exynos_dp_bridge_init(); if (exynos_dp_hotplug()) { exynos_dp_reset(); continue; } if (dp_controller_init(&dp_device)) continue; udelay(LCD_T3_DELAY_MS * 1000); backlight_vdd(); backlight_pwm(); backlight_en(); /* if we're here, we're successful */ break; } if (dp_tries > MAX_DP_TRIES) printk(BIOS_ERR, "%s: Failed to set up displayport\n", __func__); setup_usb(); // Uncomment to get excessive GPIO output: // gpio_info(); } static void mainboard_enable(struct device *dev) { dev->ops->init = &mainboard_init; /* set up dcache and MMU */ /* FIXME: this should happen via resource allocator */ exynos5250_config_l2_cache(); mmu_init(); mmu_config_range(0, DRAM_START, DCACHE_OFF); mmu_config_range(DRAM_START, DRAM_SIZE, DCACHE_WRITEBACK); mmu_config_range((uintptr_t)_dma_coherent/MiB, REGION_SIZE(dma_coherent)/MiB, DCACHE_OFF); mmu_config_range(DRAM_END, 4096 - DRAM_END, DCACHE_OFF); dcache_mmu_enable(); const unsigned int epll_hz = 192000000; const unsigned int sample_rate = 48000; const unsigned int lr_frame_size = 256; clock_epll_set_rate(epll_hz); clock_select_i2s_clk_source(); clock_set_i2s_clk_prescaler(epll_hz, sample_rate * lr_frame_size); power_enable_xclkout(); } struct chip_operations mainboard_ops = { .name = "daisy", .enable_dev = mainboard_enable, }; void lb_board(struct lb_header *header) { struct lb_range *dma; dma = (struct lb_range *)lb_new_record(header); dma->tag = LB_TAG_DMA; dma->size = sizeof(*dma); dma->range_start = (uintptr_t)_dma_coherent; dma->range_size = REGION_SIZE(dma_coherent); }