# SPDX-License-Identifier: GPL-2.0-only

if BOARD_AMD_CHAUSIE

config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select EC_ACPI
	select SOC_AMD_MENDOCINO
	select SOC_AMD_COMMON_BLOCK_USE_ESPI if !SOC_AMD_COMMON_BLOCK_SIMNOW_BUILD
	select AMD_SOC_CONSOLE_UART if !SOC_AMD_COMMON_BLOCK_SIMNOW_BUILD
	select MAINBOARD_HAS_CHROMEOS
	select PCIEXP_ASPM
	select PCIEXP_CLK_PM
	select PCIEXP_COMMON_CLOCK
	select PCIEXP_L1_SUB_STATE
	select SOC_AMD_COMMON_BLOCK_ESPI_RETAIN_PORT80_EN if !SOC_AMD_COMMON_BLOCK_SIMNOW_BUILD
	select AMD_FWM_POSITION_C20000_DEFAULT if CHROMEOS
	select AMD_FWM_POSITION_820000_DEFAULT if !CHROMEOS
	select SOC_AMD_COMMON_BLOCK_SIMNOW_SUPPORTED

config FMDFILE
	default "src/mainboard/amd/chausie/chromeos.fmd" if CHROMEOS
	default "src/mainboard/amd/chausie/board.fmd"

config MAINBOARD_DIR
	default "amd/chausie"

config MAINBOARD_PART_NUMBER
	default "CHAUSIE"

config CHAUSIE_HAVE_MCHP_FW
	bool "Have Microchip EC firmware?"
	default n

config CHAUSIE_MCHP_SIG_FILE
	string "Microchip EC signature file"
	depends on CHAUSIE_HAVE_MCHP_FW
	default "3rdparty/blobs/mainboard/amd/chausie/EC_chausie_sig.bin"
	help
	  The EC sig blob is the first 4kBytes of the firmware image.
	  The first 4 bytes form a pointer (with CRC) to where the EC firmware
	  is located

config CHAUSIE_MCHP_FW_FILE
	string "Microchip EC firmware file"
	depends on CHAUSIE_HAVE_MCHP_FW
	default "3rdparty/blobs/mainboard/amd/chausie/EC_chausie.bin"
	help
	  The EC firmware blob is at the CHAUSIE_MCHP_FW_OFFSET offset of the
	  firmware image.

config CHAUSIE_MCHP_FW_OFFSET
	hex
	depends on CHAUSIE_HAVE_MCHP_FW
	default 0xB80000
	help
	  The EC firmware blob defaults to the 4MByte offset of the firmware
	  image. If this offset needs to change, a new signature block must be
	  generated with the updated offset.

config VBOOT
	select VBOOT_NO_BOARD_SUPPORT
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT_STARTS_IN_BOOTBLOCK

config VBOOT_VBNV_OFFSET
	hex
	default 0x2A

config RO_REGION_ONLY
	string
	depends on VBOOT_SLOTS_RW_AB || VBOOT_SLOTS_RW_A
	# Add the EFS and EC to the RO region only
	# This is a chausie-specific override of soc/amd/mendocino/Kconfig
	default "apu/amdfw ec/ecfw"

config CHROMEOS
	# Use default libpayload config
	select LP_DEFCONFIG_OVERRIDE if PAYLOAD_DEPTHCHARGE
	# We don't have recovery buttons, so we can't manually enable devmode.
	select GBB_FLAG_FORCE_DEV_SWITCH_ON

if !EM100	# EM100 defaults in soc/amd/common/blocks/spi/Kconfig
config EFS_SPI_READ_MODE
	default 3	# Quad IO (1-1-4)

config EFS_SPI_SPEED
	default 0	# 66MHz

config EFS_SPI_MICRON_FLAG
	default 0

config NORMAL_READ_SPI_SPEED
	default 1	# 33MHz

config ALT_SPI_SPEED
	default 1	# 33MHz

config TPM_SPI_SPEED
	default 1	# 33MHz

endif # !EM100

endif # BOARD_AMD_CHAUSIE