##
## Compute the location and size of where this firmware image
## (coreboot plus bootloader) will live in the boot rom chip.
##
if USE_FALLBACK_IMAGE
	default ROM_SECTION_SIZE   = FALLBACK_SIZE
	default ROM_SECTION_OFFSET = ( ROM_SIZE - FALLBACK_SIZE )
else
	default ROM_SECTION_SIZE   = ( ROM_SIZE - FALLBACK_SIZE )
	default ROM_SECTION_OFFSET = 0
end

##
## Compute the start location and size size of
## The coreboot bootloader.
##
default PAYLOAD_SIZE            = ( ROM_SECTION_SIZE - ROM_IMAGE_SIZE )
default CONFIG_ROM_PAYLOAD_START = (0xffffffff - ROM_SIZE + ROM_SECTION_OFFSET + 1)

##
## Compute where this copy of coreboot will start in the boot rom
##
default _ROMBASE      = ( CONFIG_ROM_PAYLOAD_START + PAYLOAD_SIZE )

##
## Compute a range of ROM that can cached to speed up coreboot,
## execution speed.
##
## XIP_ROM_SIZE must be a power of 2.
## XIP_ROM_BASE must be a multiple of XIP_ROM_SIZE
##
default XIP_ROM_SIZE=65536
default XIP_ROM_BASE = ( _ROMBASE + ROM_IMAGE_SIZE - XIP_ROM_SIZE )

arch i386 end 

##
## Build the objects we have code for in this directory.
##

driver mainboard.o
if HAVE_MP_TABLE object mptable.o end
if HAVE_PIRQ_TABLE object irq_tables.o end

#needed by irq_tables and mptable and acpi_tables
#object get_bus_conf.o

if HAVE_ACPI_TABLES
 	object acpi_tables_static.o
	object fadt.o

	object dsdt.o

#	makerule dsdt.c
#		depends "$(MAINBOARD)/dx/dsdt_lb.dsl"
#		action  "iasl -tc $(MAINBOARD)/dx/dsdt_lb.dsl"
#		action  "mv dsdt_lb.hex dsdt.c"
#	end
#	object ./dsdt.o
#
#	makerule ssdt.c
#		depends "$(MAINBOARD)/ssdt_lb_x.dsl"
#		action  "iasl -tc $(MAINBOARD)/ssdt_lb_x.dsl"
#		action  "perl -pi -e 's/AmlCode/AmlCode_ssdt/g' ssdt_lb_x.hex"
#		action  "mv ssdt_lb_x.hex ssdt.c"
#	end
#	object ./ssdt.o
#	
#	if ACPI_SSDTX_NUM
#		makerule ssdt2.c
#			depends "$(MAINBOARD)/dx/pci2.asl"
#			action  "iasl -tc $(MAINBOARD)/dx/pci2.asl"
#			action  "perl -pi -e 's/AmlCode/AmlCode_ssdt2/g' pci2.hex"
#			action  "mv pci2.hex ssdt2.c"
#		end
#		object ./ssdt2.o
#		makerule ssdt3.c
#			depends "$(MAINBOARD)/dx/pci3.asl"
#			action  "iasl -tc $(MAINBOARD)/dx/pci3.asl"
#			action  "perl -pi -e 's/AmlCode/AmlCode_ssdt3/g' pci3.hex"
#			action  "mv pci3.hex ssdt3.c"
#		end
#		object ./ssdt3.o
#		makerule ssdt4.c
#			depends "$(MAINBOARD)/dx/pci4.asl"
#			action  "iasl -tc $(MAINBOARD)/dx/pci4.asl"
#			action  "perl -pi -e 's/AmlCode/AmlCode_ssdt4/g' pci4.hex"
#			action  "mv pci4.hex ssdt4.c"
#		end
#		object ./ssdt4.o
#
#	end
end



#object reset.o

# FIXME: This should be solved generically.
#object vgabios.o
#driver atiragexl.o

if USE_DCACHE_RAM

	if CONFIG_USE_INIT
		# compile cache_as_ram.c to auto.o
		makerule ./cache_as_ram_auto.o
		        depends "$(MAINBOARD)/cache_as_ram_auto.c option_table.h"
		        action "$(CC) $(DISTRO_CFLAGS) -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/cache_as_ram_auto.c -Os -nostdinc -nostdlib -fno-builtin -Wall -c -o cache_as_ram_auto.o" 
		end

	else   
		#compile cache_as_ram.c to auto.inc 
		makerule ./cache_as_ram_auto.inc
		        depends "$(MAINBOARD)/cache_as_ram_auto.c option_table.h"
		        action "$(CC) $(DISTRO_CFLAGS) -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/cache_as_ram_auto.c -Os -nostdinc -nostdlib -fno-builtin -Wall $(DEBUG_CFLAGS) -c -S -o $@"         
		        action "perl -e 's/\.rodata/.rom.data/g' -pi $@"
		        action "perl -e 's/\.text/.section .rom.text/g' -pi $@"
		end

	end
else
  
	##
	## Romcc output
	##
	makerule ./failover.E
        	depends "$(MAINBOARD)/failover.c ../romcc"
	        action "../romcc -E -O --label-prefix=failover -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/failover.c -o $@"
	end

	makerule ./failover.inc
        	depends "$(MAINBOARD)/failover.c ../romcc"
	        action "../romcc    -O --label-prefix=failover -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/failover.c -o $@"
	end

	makerule ./auto.E
        	depends "$(MAINBOARD)/auto.c option_table.h ../romcc"
	        action  "../romcc -E -mcpu=k8 -O2 -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/auto.c -o $@"
	end
	makerule ./auto.inc
        	depends "$(MAINBOARD)/auto.c option_table.h ../romcc"
	        action  "../romcc    -mcpu=k8 -O2 -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/auto.c -o $@"
	end

end
##
## Build our 16 bit and 32 bit coreboot entry code
##

mainboardinit cpu/x86/16bit/entry16.inc
ldscript /cpu/x86/16bit/entry16.lds

mainboardinit cpu/x86/32bit/entry32.inc
if USE_DCACHE_RAM
	if CONFIG_USE_INIT
		ldscript /cpu/x86/32bit/entry32.lds
	end

	if CONFIG_USE_INIT
		ldscript /cpu/amd/car/cache_as_ram.lds
	end
end

##
## Build our reset vector (This is where coreboot is entered)
##
if USE_FALLBACK_IMAGE 
	mainboardinit cpu/x86/16bit/reset16.inc 
	ldscript /cpu/x86/16bit/reset16.lds 
else
	mainboardinit cpu/x86/32bit/reset32.inc 
	ldscript /cpu/x86/32bit/reset32.lds 
end

if USE_DCACHE_RAM
else
	### Should this be in the northbridge code?
	mainboardinit arch/i386/lib/cpu_reset.inc
end

##
## Include an id string (For safe flashing)
##
mainboardinit arch/i386/lib/id.inc
ldscript /arch/i386/lib/id.lds

if USE_DCACHE_RAM
	##
	## Setup Cache-As-Ram
	##
	mainboardinit cpu/amd/car/cache_as_ram.inc
end

###
### This is the early phase of coreboot startup 
### Things are delicate and we test to see if we should
### failover to another image.
###
if USE_FALLBACK_IMAGE
	if USE_DCACHE_RAM
		ldscript /arch/i386/lib/failover.lds
	else
		ldscript /arch/i386/lib/failover.lds
		mainboardinit ./failover.inc
	end
end

###
### O.k. We aren't just an intermediary anymore!
###

##
## Setup RAM
##
if USE_DCACHE_RAM

	if CONFIG_USE_INIT
		initobject cache_as_ram_auto.o
	else
		mainboardinit ./cache_as_ram_auto.inc
	end

else

	##
	## Setup RAM
	##
	mainboardinit cpu/x86/fpu/enable_fpu.inc
	mainboardinit cpu/x86/mmx/enable_mmx.inc
	mainboardinit cpu/x86/sse/enable_sse.inc
	mainboardinit ./auto.inc
	mainboardinit cpu/x86/sse/disable_sse.inc
	mainboardinit cpu/x86/mmx/disable_mmx.inc

end

##
## Include the secondary Configuration files 
##

dir /pc80

config chip.h

# config for agami/aruma
chip northbridge/amd/amdk8/root_complex
        device apic_cluster 0 on
                chip cpu/amd/socket_940
                        device apic 0 on end
                end
        end
	device pci_domain 0 on
	    chip northbridge/amd/amdk8
		device pci 18.0 on end #  device pci 18.0 
		device pci 18.0 on 
			#  devices on link 1, link 1 == LDT 1 
			chip southbridge/amd/amd8131
				# the on/off keyword is mandatory
				device pci 0.0 on end
				device pci 0.1 on end
				device pci 1.0 on end
				device pci 1.1 on end
			end # 8131
			chip southbridge/amd/amd8111
				# this "device pci 0.0" is the parent the next one
				# PCI bridge
				device pci 0.0 on
					device pci 0.0 on end
					device pci 0.1 on end
					device pci 0.2 off end
					device pci 1.0 off end
					#chip drivers/ati/ragexl
					chip drivers/pci/onboard
						device pci 4.0 on end
						register "rom_address" = "0xfff80000"
					end
				end
				device pci 1.0 on
					chip superio/winbond/w83627hf
                                               device pnp 2e.0 on #  Floppy
                                                        io 0x60 = 0x3f0
                                                        irq 0x70 = 6
                                                        drq 0x74 = 2
                                                end
                                                device pnp 2e.1 off #  Parallel Port
                                                        io 0x60 = 0x378
                                                        irq 0x70 = 7
                                                end
                                                device pnp 2e.2 on #  Com1
                                                        io 0x60 = 0x3f8
                                                        irq 0x70 = 4
                                                end
                                                device pnp 2e.3 on #  Com2
                                                        io 0x60 = 0x2f8
                                                        irq 0x70 = 3
                                                end
                                                device pnp 2e.5 on #  Keyboard
                                                        io 0x60 = 0x60
                                                        io 0x62 = 0x64
                                                        irq 0x70 = 1
                                                        irq 0x72 = 12
                                                end
                                                device pnp 2e.6 off #  CIR
                                                        io 0x60 = 0x100
                                                end
                                                device pnp 2e.7 off # GAME_MIDI_GIPO1
                                                        io 0x60 = 0x201
                                                        io 0x62 = 0x330
                                                        irq 0x70 = 9
                                                end
                                                device pnp 2e.8 off end # GPIO2
                                                device pnp 2e.9 off end # GPIO3
                                                device pnp 2e.a off end #  ACPI
                                                device pnp 2e.b on #  HW Monitor
                                                        io 0x60 = 0x290
                                                        irq 0x70 = 5
                                                end
					end
				end
				device pci 1.1 on end
				device pci 1.2 on end
				device pci 1.3 on 
                                        chip drivers/i2c/i2cmux2 # pca9545 smbus mux
                                                device i2c 71 on     #pca9545 channel0
                                                        chip drivers/i2c/adm1026
                                                                device i2c 2d on end
                                                        end
                                                end
						device i2c 71 on     #pca9545 channel1
                                                        chip drivers/generic/generic # fan board / pstray behind another mux
                                                                device i2c 2d on end
                                                        end
                                                end
                                        end
                                        chip drivers/i2c/i2cmux2 # pca9543 smbus mux
                                                device i2c 73 on     #pca9543 channel0
							chip drivers/generic/generic #dimm 0-0-0
								device i2c 50 on end
							end
							chip drivers/generic/generic #dimm 0-0-1
								device i2c 51 on end
							end 
							chip drivers/generic/generic #dimm 0-1-0
								device i2c 52 on end
							end 
							chip drivers/generic/generic #dimm 0-1-1
								device i2c 53 on end
							end 
						end

                                                device i2c 73 on     #pca9543 channel1
							chip drivers/generic/generic #dimm 1-0-0
								device i2c 50 on end 
							end
							chip drivers/generic/generic #dimm 1-0-1
								device i2c 51 on end
							end 
							chip drivers/generic/generic #dimm 1-1-0
								device i2c 52 on end
							end 
							chip drivers/generic/generic #dimm 1-1-1
								device i2c 53 on end
							end 
						end
					end # chip end
					chip drivers/generic/generic # ICS950405AF
						device i2c 69 on end
					end
				end
				device pci 1.5 off end
				device pci 1.6 on end
				register "ide0_enable" = "1"
				register "ide1_enable" = "1"
			end # 8111
		end # LDT1
		device pci 18.0 on end # LDT2
		device pci 18.1 on end
		device pci 18.2 on end
		device pci 18.3 on end
	    end

		chip northbridge/amd/amdk8
			device pci 19.0 on end # LDT0
			device pci 19.0 on end # LDT1
			device pci 19.0 on # LDT2
				chip southbridge/amd/amd8131
					# the on/off keyword is mandatory
					device pci 0.0 on end
					device pci 0.1 on end
					device pci 1.0 on end
					device pci 1.1 on end
				end
				chip southbridge/amd/amd8131
					# the on/off keyword is mandatory
					device pci 0.0 on end
					device pci 0.1 on end
					device pci 1.0 on end
					device pci 1.1 on end
				end
			end # LDT2
			device pci 19.1 on end
			device pci 19.2 on end
			device pci 19.3 on end
		end

                chip northbridge/amd/amdk8
                        device pci 1a.0 on end
                        device pci 1a.0 on end
                        device pci 1a.0 on # LDT2
				chip southbridge/amd/amd8131
					# the on/off keyword is mandatory
					device pci 0.0 on end
					device pci 0.1 on end
					device pci 1.0 on end
					device pci 1.1 on end
				end
				chip southbridge/amd/amd8131
					# the on/off keyword is mandatory
					device pci 0.0 on end
					device pci 0.1 on end
					device pci 1.0 on end
					device pci 1.1 on end
				end

			end # LDT2
                        device pci 1a.1 on end
                        device pci 1a.2 on end
                        device pci 1a.3 on end
                end

                chip northbridge/amd/amdk8
                        device pci 1b.0 on end
                        device pci 1b.0 on # LDT1
				chip southbridge/amd/amd8131
					# the on/off keyword is mandatory
					device pci 0.0 on end
					device pci 0.1 on end
					device pci 1.0 on end
					device pci 1.1 on end
				end
				chip southbridge/amd/amd8131
					# the on/off keyword is mandatory
					device pci 0.0 on end
					device pci 0.1 on end
					device pci 1.0 on end
					device pci 1.1 on end
				end

			end
                        device pci 1b.0 on end
                        device pci 1b.1 on end
                        device pci 1b.2 on end
                        device pci 1b.3 on end
                end


	end 
end