From 60e185fcc4f2cfe1f8c01011ab976c10b2975f7a Mon Sep 17 00:00:00 2001 From: "Ronald G. Minnich" Date: Mon, 4 Aug 2003 22:13:57 +0000 Subject: patches from Yh Lu. Tested and working on HDAMA git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1068 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1 --- targets/tyan/s2880/Config.lb | 195 +++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 195 insertions(+) create mode 100644 targets/tyan/s2880/Config.lb (limited to 'targets/tyan') diff --git a/targets/tyan/s2880/Config.lb b/targets/tyan/s2880/Config.lb new file mode 100644 index 0000000000..bce3762f5b --- /dev/null +++ b/targets/tyan/s2880/Config.lb @@ -0,0 +1,195 @@ +# Sample config file for +# the Tyan s2880 +# This will make a target directory of ./s2880 + +loadoptions + +target s2880 + +uses AMD8111_DEV +uses ARCH +uses CONFIG_COMPRESS +uses CONFIG_IOAPIC +uses CONFIG_ROM_STREAM +uses CONFIG_ROM_STREAM_START +uses CONFIG_SMP +uses CONFIG_UDELAY_TSC +uses CPU_FIXUP +uses ENABLE_FIXED_AND_VARIABLE_MTRRS +uses FALLBACK_SIZE +uses FINAL_MAINBOARD_FIXUP +uses HAVE_FALLBACK_BOOT +uses HAVE_MP_TABLE +uses HAVE_PIRQ_TABLE +uses i586 +uses i686 +uses INTEL_PPRO_MTRR +uses HEAP_SIZE +uses IRQ_SLOT_COUNT +uses k7 +uses k8 +uses MAINBOARD +uses MAINBOARD_PART_NUMBER +uses MAINBOARD_VENDOR +uses MAX_CPUS +uses MEMORY_HOLE +uses PAYLOAD_SIZE +uses _RAMBASE +uses _ROMBASE +uses ROM_IMAGE_SIZE +uses ROM_SECTION_OFFSET +uses ROM_SECTION_SIZE +uses ROM_SIZE +uses SIO_BASE +uses SIO_SYSTEM_CLK_INPUT +uses STACK_SIZE +uses USE_ELF_BOOT +uses USE_FALLBACK_IMAGE +uses USE_NORMAL_IMAGE +uses USE_OPTION_TABLE +uses HAVE_OPTION_TABLE +uses CONFIG_CHIP_CONFIGURE + +option HAVE_OPTION_TABLE=1 +option HAVE_MP_TABLE=1 +option CPU_FIXUP=1 +option CONFIG_UDELAY_TSC=0 +option i686=1 +option i586=1 +option INTEL_PPRO_MTRR=1 +option k7=1 +option k8=1 +option ROM_SIZE=524288 + +# use the new chip configure code. + +option CONFIG_CHIP_CONFIGURE=1 + + +### Customize our winbond superio chip for this motherboard +### +option SIO_BASE=0x2e +option SIO_SYSTEM_CLK_INPUT=0 +# +### +### Build code to export a programmable irq routing table +### +option HAVE_PIRQ_TABLE=1 +option IRQ_SLOT_COUNT=13 +# +### +### Build code for SMP support +### Only worry about 2 micro processors +### +option CONFIG_SMP=1 +option MAX_CPUS=2 +# +### +### Build code to setup a generic IOAPIC +### +option CONFIG_IOAPIC=1 +# +### +### MEMORY_HOLE instructs earlymtrr.inc to +### enable caching from 0-640KB and to disable +### caching from 640KB-1MB using fixed MTRRs +### +### Enabling this option breaks SMP because secondary +### CPU identification depends on only variable MTRRs +### being enabled. +### +option MEMORY_HOLE=0 +# +### +### Enable both fixed and variable MTRRS +### When we setup MTRRs in mtrr.c +### +### We must setup the fixed mtrrs or we confuse SMP secondary +### processor identification +### +option ENABLE_FIXED_AND_VARIABLE_MTRRS=1 +# +### +### Clean up the motherboard id strings +### +#option MAINBOARD_PART_NUMBER="Solo7" +#option MAINBOARD_VENDOR="AMD" +# +### +### Call the final_mainboard_fixup function +### +option FINAL_MAINBOARD_FIXUP=1 + +### +### Compute the location and size of where this firmware image +### (linuxBIOS plus bootloader) will live in the boot rom chip. +### +#option FALLBACK_SIZE=524288 +### +### Compute where this copy of linuxBIOS will start in the boot rom +### +# +### +### Compute a range of ROM that can cached to speed up linuxBIOS, +### execution speed. +### +##expr XIP_ROM_SIZE = 65536 +##expr XIP_ROM_BASE = _ROMBASE + ROM_IMAGE_SIZE - XIP_ROM_SIZE +##option XIP_ROM_SIZE=65536 +##option XIP_ROM_BASE=0xffff0000 +# +## XIP_ROM_SIZE && XIP_ROM_BASE values that work. +##option XIP_ROM_SIZE=0x8000 +##option XIP_ROM_BASE=0xffff8000 + +## We don't use compressed image +option CONFIG_COMPRESS=0 + +option USE_ELF_BOOT=1 + +## ROM_IMAGE_SIZE is the amount of space to allow linuxBIOS to occupy. +option ROM_IMAGE_SIZE=65536 + +## LinuxBIOS C code runs at this location in RAM +option _RAMBASE=0x00100000 + +## +## Use a 64K stack +## +option STACK_SIZE=0x10000 + +## +## Use a 64K heap +## +option HEAP_SIZE=0x10000 + +# +### +### Compute the start location and size size of +### The linuxBIOS bootloader. +### +option PAYLOAD_SIZE = (ROM_SECTION_SIZE - ROM_IMAGE_SIZE) +option CONFIG_ROM_STREAM_START = (0xffffffff - ROM_SIZE + ROM_SECTION_OFFSET + 1) +option CONFIG_ROM_STREAM = 1 +option _ROMBASE = (CONFIG_ROM_STREAM_START + PAYLOAD_SIZE) + +# +# Arima hdama +romimage "normal" + option USE_FALLBACK_IMAGE=0 + option ROM_SECTION_SIZE = (ROM_SIZE - FALLBACK_SIZE) + option ROM_SECTION_OFFSET= 0 + mainboard tyan/s2880 + payload ../eepro100.ebi +end + +romimage "fallback" + option USE_FALLBACK_IMAGE=1 + option HAVE_FALLBACK_BOOT=1 + option ROM_SECTION_SIZE = FALLBACK_SIZE + option ROM_SECTION_OFFSET= (ROM_SIZE - FALLBACK_SIZE) + mainboard tyan/s2880 + payload ../eepro100.ebi +end + +buildrom ROM_SIZE "normal" "fallback" -- cgit v1.2.3