From cd97982e2e2a9eaff50cc9dce02d7d5a18685583 Mon Sep 17 00:00:00 2001
From: Vanessa Eusebio <vanessa.f.eusebio@intel.com>
Date: Wed, 6 Jun 2018 13:12:53 -0700
Subject: soc/intel/denverton_ns: Select CPU_INTEL_FIRMWARE_INTERFACE_TABLE

* Add CPU_INTEL_FIRMWARE_INTERFACE_TABLE

Change-Id: I9d4901ea56d5bf5225a8f3a6015d2ea80a9e46b5
Signed-off-by: Vanessa Eusebio <vanessa.f.eusebio@intel.com>
Reviewed-on: https://review.coreboot.org/c/26928
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Reviewed-by: David Guckian
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
---
 src/soc/intel/denverton_ns/Kconfig | 1 +
 1 file changed, 1 insertion(+)

(limited to 'src')

diff --git a/src/soc/intel/denverton_ns/Kconfig b/src/soc/intel/denverton_ns/Kconfig
index 1096549461..e34e4d1b85 100644
--- a/src/soc/intel/denverton_ns/Kconfig
+++ b/src/soc/intel/denverton_ns/Kconfig
@@ -56,6 +56,7 @@ config CPU_SPECIFIC_OPTIONS
 	select TSC_SYNC_MFENCE
 	select UDELAY_TSC
 	select UDK_2015_BINDING
+	select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
 
 config FSP_T_ADDR
 	hex "Intel FSP-T (temp ram init) binary location"
-- 
cgit v1.2.3