From 923d200d1656df8ae1d8c79c6f0e1cf014d2ad1f Mon Sep 17 00:00:00 2001 From: Alec Ari Date: Wed, 9 May 2012 19:12:27 -0500 Subject: Unmark source files as executables Change source file modes from 755 to 644 The following files have been grepped for changes: *.c *.h *Kconfig* *Makefile* Change-Id: I275f42ac7c4df894380d0492bca65c16a057376c Signed-off-by: Alec Ari Reviewed-on: http://review.coreboot.org/1023 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi --- src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/C32/marc32_3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/C32/mauc32_3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/masda2.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/masda3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/mauda3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/mardr2.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/mardr3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/maudr3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/HY/marhy3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/HY/mauhy3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/NI/masNi3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/NI/mauNi3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/ma.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CHINTLV/mfchi.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CHINTLV/mfchi.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CSINTLV/mfcsi.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CSINTLV/mfcsi.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/DMI/mfDMI.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfecc.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfecc.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfemp.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/EXCLUDIMM/mfdimmexclud.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/IDENDIMM/mfidendimm.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/IDENDIMM/mfidendimm.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/INTLVRN/mfintlvrn.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/INTLVRN/mfintlvrn.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/LVDDR3/mflvddr3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/LVDDR3/mflvddr3.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/MEMCLR/mfmemclr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/NDINTLV/mfndi.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/NDINTLV/mfndi.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ODTHERMAL/mfodthermal.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ODTHERMAL/mfodthermal.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/OLSPARE/mfspr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/OLSPARE/mfspr.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/PARTRN/mfParallelTraining.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/PARTRN/mfStandardTraining.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/S3/mfs3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/TABLE/mftds.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/C32/mmflowC32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/DA/mmflowda.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/DR/mmflowdr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/HY/mmflowhy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mdef.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/merrhdl.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/minit.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mm.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmConditionalPso.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmEcc.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmExcludeDimm.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmLvDdr3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmMemClr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmMemRestore.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmNodeInterleave.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmOnlineSpare.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmParallelTraining.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmStandardTraining.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmUmaAlloc.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmflow.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mu.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/muc.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnParTrainc32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnS3c32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnS3c32.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnc32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnc32.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mndctc32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnflowc32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnidendimmc32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnmctc32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnotc32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnphyc32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnprotoc32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnregc32.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnParTrainDa.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnS3da.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnS3da.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnda.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnda.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mndctda.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnflowda.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnidendimmda.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnmctda.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnotda.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnprotoda.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnregda.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnParTrainDr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnS3dr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnS3dr.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndctdr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndr.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnflowdr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnidendimmdr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnmctdr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnotdr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnprotodr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnregdr.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnParTrainHy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnS3hy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnS3hy.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mndcthy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnflowhy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnhy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnhy.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnidendimmhy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnmcthy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnothy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnphyhy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnprotohy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnreghy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnNi.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnNi.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnS3Ni.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnS3Ni.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mn.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnS3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mndct.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnfeat.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnflow.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnmct.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnphy.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnreg.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mntrain2.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mntrain3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/C32/mprc32_3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/C32/mpuc32_3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpsda2.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpsda3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpuda3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mprdr2.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mprdr3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpsdr3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpudr2.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpudr3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mprhy3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mpshy3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mpuhy3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/NI/mpsNi3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/NI/mpuNi3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/mp.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mt2.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mt2.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtot2.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtot2.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtspd2.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtspd2.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mt3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mt3.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtot3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtot3.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtrci3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtrci3.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtsdi3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtsdi3.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtspd3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtspd3.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mttecc3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mttwl3.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mt.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mthdi.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttEdgeDetect.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttEdgeDetect.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttdimbt.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttecc.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mtthrc.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttml.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttoptsrc.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttsrc.c | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/ma.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/memPage.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/merrhdl.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/mfParallelTraining.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/mfStandardTraining.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/mfmemclr.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/mfs3.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/mftds.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/mm.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/mn.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/mp.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/mport.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/mt.h | 0 src/vendorcode/amd/agesa/f10/Proc/Mem/mu.h | 0 183 files changed, 0 insertions(+), 0 deletions(-) mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/C32/marc32_3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/C32/mauc32_3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/masda2.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/masda3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/mauda3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/mardr2.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/mardr3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/maudr3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/HY/marhy3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/HY/mauhy3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/NI/masNi3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/NI/mauNi3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/ma.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CHINTLV/mfchi.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CHINTLV/mfchi.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CSINTLV/mfcsi.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CSINTLV/mfcsi.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/DMI/mfDMI.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfecc.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfecc.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfemp.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/EXCLUDIMM/mfdimmexclud.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/IDENDIMM/mfidendimm.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/IDENDIMM/mfidendimm.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/INTLVRN/mfintlvrn.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/INTLVRN/mfintlvrn.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/LVDDR3/mflvddr3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/LVDDR3/mflvddr3.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/MEMCLR/mfmemclr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/NDINTLV/mfndi.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/NDINTLV/mfndi.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ODTHERMAL/mfodthermal.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ODTHERMAL/mfodthermal.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/OLSPARE/mfspr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/OLSPARE/mfspr.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/PARTRN/mfParallelTraining.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/PARTRN/mfStandardTraining.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/S3/mfs3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/TABLE/mftds.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/C32/mmflowC32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/DA/mmflowda.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/DR/mmflowdr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/HY/mmflowhy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mdef.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/merrhdl.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/minit.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mm.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmConditionalPso.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmEcc.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmExcludeDimm.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmLvDdr3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmMemClr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmMemRestore.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmNodeInterleave.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmOnlineSpare.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmParallelTraining.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmStandardTraining.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmUmaAlloc.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmflow.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mu.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Main/muc.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnParTrainc32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnS3c32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnS3c32.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnc32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnc32.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mndctc32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnflowc32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnidendimmc32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnmctc32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnotc32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnphyc32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnprotoc32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnregc32.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnParTrainDa.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnS3da.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnS3da.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnda.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnda.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mndctda.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnflowda.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnidendimmda.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnmctda.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnotda.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnprotoda.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnregda.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnParTrainDr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnS3dr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnS3dr.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndctdr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndr.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnflowdr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnidendimmdr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnmctdr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnotdr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnprotodr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnregdr.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnParTrainHy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnS3hy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnS3hy.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mndcthy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnflowhy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnhy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnhy.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnidendimmhy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnmcthy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnothy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnphyhy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnprotohy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnreghy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnNi.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnNi.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnS3Ni.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnS3Ni.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mn.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnS3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mndct.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnfeat.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnflow.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnmct.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnphy.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnreg.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mntrain2.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mntrain3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/C32/mprc32_3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/C32/mpuc32_3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpsda2.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpsda3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpuda3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mprdr2.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mprdr3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpsdr3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpudr2.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpudr3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mprhy3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mpshy3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mpuhy3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/NI/mpsNi3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/NI/mpuNi3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/mp.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mt2.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mt2.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtot2.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtot2.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtspd2.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtspd2.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mt3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mt3.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtot3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtot3.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtrci3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtrci3.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtsdi3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtsdi3.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtspd3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtspd3.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mttecc3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mttwl3.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mt.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mthdi.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttEdgeDetect.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttEdgeDetect.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttdimbt.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttecc.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mtthrc.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttml.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttoptsrc.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttsrc.c mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/ma.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/memPage.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/merrhdl.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/mfParallelTraining.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/mfStandardTraining.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/mfmemclr.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/mfs3.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/mftds.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/mm.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/mn.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/mp.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/mport.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/mt.h mode change 100755 => 100644 src/vendorcode/amd/agesa/f10/Proc/Mem/mu.h (limited to 'src/vendorcode/amd/agesa/f10/Proc/Mem') diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/C32/marc32_3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/C32/marc32_3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/C32/mauc32_3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/C32/mauc32_3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/masda2.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/masda2.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/masda3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/masda3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/mauda3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DA/mauda3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/mardr2.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/mardr2.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/mardr3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/mardr3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/maudr3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/DR/maudr3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/HY/marhy3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/HY/marhy3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/HY/mauhy3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/HY/mauhy3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/NI/masNi3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/NI/masNi3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/NI/mauNi3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/NI/mauNi3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/ma.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ardk/ma.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CHINTLV/mfchi.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CHINTLV/mfchi.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CHINTLV/mfchi.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CHINTLV/mfchi.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CSINTLV/mfcsi.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CSINTLV/mfcsi.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CSINTLV/mfcsi.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/CSINTLV/mfcsi.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/DMI/mfDMI.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/DMI/mfDMI.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfecc.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfecc.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfecc.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfecc.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfemp.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ECC/mfemp.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/EXCLUDIMM/mfdimmexclud.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/EXCLUDIMM/mfdimmexclud.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/IDENDIMM/mfidendimm.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/IDENDIMM/mfidendimm.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/IDENDIMM/mfidendimm.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/IDENDIMM/mfidendimm.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/INTLVRN/mfintlvrn.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/INTLVRN/mfintlvrn.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/INTLVRN/mfintlvrn.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/INTLVRN/mfintlvrn.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/LVDDR3/mflvddr3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/LVDDR3/mflvddr3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/LVDDR3/mflvddr3.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/LVDDR3/mflvddr3.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/MEMCLR/mfmemclr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/MEMCLR/mfmemclr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/NDINTLV/mfndi.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/NDINTLV/mfndi.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/NDINTLV/mfndi.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/NDINTLV/mfndi.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ODTHERMAL/mfodthermal.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ODTHERMAL/mfodthermal.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ODTHERMAL/mfodthermal.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/ODTHERMAL/mfodthermal.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/OLSPARE/mfspr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/OLSPARE/mfspr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/OLSPARE/mfspr.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/OLSPARE/mfspr.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/PARTRN/mfParallelTraining.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/PARTRN/mfParallelTraining.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/PARTRN/mfStandardTraining.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/PARTRN/mfStandardTraining.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/S3/mfs3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/S3/mfs3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/TABLE/mftds.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Feat/TABLE/mftds.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/C32/mmflowC32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/C32/mmflowC32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/DA/mmflowda.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/DA/mmflowda.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/DR/mmflowdr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/DR/mmflowdr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/HY/mmflowhy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/HY/mmflowhy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mdef.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mdef.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/merrhdl.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/merrhdl.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/minit.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/minit.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mm.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mm.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmConditionalPso.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmConditionalPso.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmEcc.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmEcc.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmExcludeDimm.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmExcludeDimm.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmLvDdr3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmLvDdr3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmMemClr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmMemClr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmMemRestore.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmMemRestore.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmNodeInterleave.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmNodeInterleave.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmOnlineSpare.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmOnlineSpare.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmParallelTraining.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmParallelTraining.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmStandardTraining.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmStandardTraining.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmUmaAlloc.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmUmaAlloc.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmflow.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mmflow.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mu.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/mu.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/muc.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Main/muc.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnParTrainc32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnParTrainc32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnS3c32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnS3c32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnS3c32.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnS3c32.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnc32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnc32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnc32.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnc32.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mndctc32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mndctc32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnflowc32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnflowc32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnidendimmc32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnidendimmc32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnmctc32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnmctc32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnotc32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnotc32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnphyc32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnphyc32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnprotoc32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnprotoc32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnregc32.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/C32/mnregc32.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnParTrainDa.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnParTrainDa.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnS3da.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnS3da.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnS3da.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnS3da.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnda.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnda.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnda.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnda.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mndctda.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mndctda.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnflowda.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnflowda.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnidendimmda.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnidendimmda.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnmctda.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnmctda.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnotda.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnotda.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnprotoda.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnprotoda.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnregda.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DA/mnregda.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnParTrainDr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnParTrainDr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnS3dr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnS3dr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnS3dr.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnS3dr.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndctdr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndctdr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndr.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mndr.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnflowdr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnflowdr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnidendimmdr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnidendimmdr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnmctdr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnmctdr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnotdr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnotdr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnprotodr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnprotodr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnregdr.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/DR/mnregdr.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnParTrainHy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnParTrainHy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnS3hy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnS3hy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnS3hy.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnS3hy.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mndcthy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mndcthy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnflowhy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnflowhy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnhy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnhy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnhy.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnhy.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnidendimmhy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnidendimmhy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnmcthy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnmcthy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnothy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnothy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnphyhy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnphyhy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnprotohy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnprotohy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnreghy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/HY/mnreghy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnNi.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnNi.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnNi.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnNi.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnS3Ni.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnS3Ni.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnS3Ni.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/NI/mnS3Ni.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mn.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mn.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnS3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnS3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mndct.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mndct.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnfeat.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnfeat.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnflow.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnflow.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnmct.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnmct.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnphy.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnphy.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnreg.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mnreg.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mntrain2.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mntrain2.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mntrain3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/NB/mntrain3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/C32/mprc32_3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/C32/mprc32_3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/C32/mpuc32_3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/C32/mpuc32_3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpsda2.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpsda2.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpsda3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpsda3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpuda3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DA/mpuda3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mprdr2.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mprdr2.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mprdr3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mprdr3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpsdr3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpsdr3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpudr2.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpudr2.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpudr3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/DR/mpudr3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mprhy3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mprhy3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mpshy3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mpshy3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mpuhy3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/HY/mpuhy3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/NI/mpsNi3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/NI/mpsNi3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/NI/mpuNi3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/NI/mpuNi3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/mp.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Ps/mp.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mt2.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mt2.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mt2.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mt2.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtot2.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtot2.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtot2.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtot2.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtspd2.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtspd2.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtspd2.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR2/mtspd2.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mt3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mt3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mt3.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mt3.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtot3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtot3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtot3.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtot3.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtrci3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtrci3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtrci3.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtrci3.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtsdi3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtsdi3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtsdi3.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtsdi3.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtspd3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtspd3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtspd3.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mtspd3.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mttecc3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mttecc3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mttwl3.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/DDR3/mttwl3.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mt.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mt.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mthdi.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mthdi.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttEdgeDetect.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttEdgeDetect.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttEdgeDetect.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttEdgeDetect.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttdimbt.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttdimbt.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttecc.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttecc.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mtthrc.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mtthrc.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttml.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttml.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttoptsrc.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttoptsrc.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttsrc.c b/src/vendorcode/amd/agesa/f10/Proc/Mem/Tech/mttsrc.c old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/ma.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/ma.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/memPage.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/memPage.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/merrhdl.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/merrhdl.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/mfParallelTraining.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/mfParallelTraining.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/mfStandardTraining.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/mfStandardTraining.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/mfmemclr.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/mfmemclr.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/mfs3.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/mfs3.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/mftds.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/mftds.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/mm.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/mm.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/mn.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/mn.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/mp.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/mp.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/mport.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/mport.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/mt.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/mt.h old mode 100755 new mode 100644 diff --git a/src/vendorcode/amd/agesa/f10/Proc/Mem/mu.h b/src/vendorcode/amd/agesa/f10/Proc/Mem/mu.h old mode 100755 new mode 100644 -- cgit v1.2.3