From 3b0f20ba70e7c42e233c1db0bdafed4da7b2483d Mon Sep 17 00:00:00 2001 From: Stefan Reinauer Date: Wed, 4 May 2016 13:24:47 -0700 Subject: rdc/r8610: Move to src/soc MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Change-Id: I99e5d7f3b46c90ca863ddf6c186b5447d0c8e6f2 Signed-off-by: Stefan Reinauer Reviewed-on: https://review.coreboot.org/14607 Tested-by: build bot (Jenkins) Reviewed-by: Kyösti Mälkki --- src/southbridge/rdc/r8610/Kconfig | 22 ------- src/southbridge/rdc/r8610/Makefile.inc | 20 ------ src/southbridge/rdc/r8610/bootblock.c | 24 ------- src/southbridge/rdc/r8610/r8610.c | 112 --------------------------------- 4 files changed, 178 deletions(-) delete mode 100644 src/southbridge/rdc/r8610/Kconfig delete mode 100644 src/southbridge/rdc/r8610/Makefile.inc delete mode 100644 src/southbridge/rdc/r8610/bootblock.c delete mode 100644 src/southbridge/rdc/r8610/r8610.c (limited to 'src/southbridge') diff --git a/src/southbridge/rdc/r8610/Kconfig b/src/southbridge/rdc/r8610/Kconfig deleted file mode 100644 index 0a2a80bba0..0000000000 --- a/src/southbridge/rdc/r8610/Kconfig +++ /dev/null @@ -1,22 +0,0 @@ -## -## This file is part of the coreboot project. -## -## Copyright (C) 2008-2009 coresystems GmbH -## -## This program is free software; you can redistribute it and/or modify -## it under the terms of the GNU General Public License as published by -## the Free Software Foundation; version 2 of the License. -## -## This program is distributed in the hope that it will be useful, -## but WITHOUT ANY WARRANTY; without even the implied warranty of -## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the -## GNU General Public License for more details. -## - -config SOUTHBRIDGE_RDC_R8610 - bool - -config BOOTBLOCK_SOUTHBRIDGE_INIT - string - default "southbridge/rdc/r8610/bootblock.c" - depends on SOUTHBRIDGE_RDC_R8610 diff --git a/src/southbridge/rdc/r8610/Makefile.inc b/src/southbridge/rdc/r8610/Makefile.inc deleted file mode 100644 index a4069e9688..0000000000 --- a/src/southbridge/rdc/r8610/Makefile.inc +++ /dev/null @@ -1,20 +0,0 @@ -## -## This file is part of the coreboot project. -## -## Copyright (C) 2007, 2009 Rudolf Marek -## -## This program is free software; you can redistribute it and/or modify -## it under the terms of the GNU General Public License as published by -## the Free Software Foundation; version 2 of the License. -## -## This program is distributed in the hope that it will be useful, -## but WITHOUT ANY WARRANTY; without even the implied warranty of -## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the -## GNU General Public License for more details. -## - -ifeq ($(CONFIG_SOUTHBRIDGE_RDC_R8610),y) - -ramstage-y += r8610.c - -endif diff --git a/src/southbridge/rdc/r8610/bootblock.c b/src/southbridge/rdc/r8610/bootblock.c deleted file mode 100644 index 40c4fa71f3..0000000000 --- a/src/southbridge/rdc/r8610/bootblock.c +++ /dev/null @@ -1,24 +0,0 @@ -/* - * This file is part of the coreboot project. - * - * Copyright (C) 2012 Rudolf Marek - * - * This program is free software; you can redistribute it and/or modify - * it under the terms of the GNU General Public License as published by - * the Free Software Foundation; version 2 of the License. - * - * This program is distributed in the hope that it will be useful, - * but WITHOUT ANY WARRANTY; without even the implied warranty of - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the - * GNU General Public License for more details. - */ - -#include -#include - -static void bootblock_southbridge_init(void) { - uint32_t tmp; - tmp = pci_read_config32(PCI_DEV(0,7,0), 0x40); - /* decode all flash ranges */ - pci_write_config32(PCI_DEV(0,7,0), 0x40, tmp | 0x07ff0000); -} diff --git a/src/southbridge/rdc/r8610/r8610.c b/src/southbridge/rdc/r8610/r8610.c deleted file mode 100644 index f53ce6612d..0000000000 --- a/src/southbridge/rdc/r8610/r8610.c +++ /dev/null @@ -1,112 +0,0 @@ -/* - * This file is part of the coreboot project. - * - * Copyright (C) 2012 Rudolf Marek - * - * This program is free software; you can redistribute it and/or modify - * it under the terms of the GNU General Public License as published by - * the Free Software Foundation; version 2 of the License. - * - * This program is distributed in the hope that it will be useful, - * but WITHOUT ANY WARRANTY; without even the implied warranty of - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the - * GNU General Public License for more details. - */ - -#include -#include -#include -#include -#include -#include -#include - -static const unsigned char enetIrqs[4] = { 10, 0, 0, 0 }; -static const unsigned char usbIrqs[4] = { 15, 14, 0, 0 }; - -static void pci_routing_fixup(struct device *dev) -{ - pci_assign_irqs(0, 0x8, enetIrqs); - pci_assign_irqs(0, 0xa, usbIrqs); -} - -static void r8610_init(struct device *dev) -{ - device_t nb_dev; - u32 tmp; - - printk(BIOS_DEBUG, "r8610 init\n"); - - /* clear DMA? */ - outb(0x4, 0x8); - outb(0x4, 0x10); - - outb(0xfc, 0x61); - - /* Set serial base */ - pci_write_config32(dev, 0x54, 0x3f8); - /* serial IRQ disable, LPC disable, COM2 goes to LPC, internal UART for COM1 */ - pci_write_config32(dev, 0x50, 0x84101012); - - /* Enable internal Port92, enable chipselect for flash */ - tmp = pci_read_config32(dev, 0x40); - pci_write_config32(dev, 0x40, tmp | 0x07FF0600); - - /* buffer strength SB pins */ - pci_write_config32(dev, 0x5c, 0x2315); - - /* EHCI 14, OHCI 15, MAC1 disable, MAC0 10, INTD 9, INTC 9, INTB 12, INTA INT10 */ - pci_write_config32(dev, 0x58, 0xdf0311b3); - - /* USB PHY control */ - nb_dev = dev_find_device(PCI_VENDOR_ID_RDC, - PCI_DEVICE_ID_RDC_R8610_NB, 0); - - tmp = pci_read_config32(nb_dev, 0xc0); - tmp |= 0x40000; - pci_write_config32(nb_dev, 0xc0, tmp); - - setup_i8259(); -} - -static void r8610_read_resources(device_t dev) -{ - struct resource *res; - - pci_dev_read_resources(dev); - - res = new_resource(dev, 1); - res->base = 0x0UL; - res->size = 0x1000UL; - res->limit = 0xffffUL; - res->flags = IORESOURCE_IO | IORESOURCE_ASSIGNED | IORESOURCE_FIXED; - - /* Reserve space for flash */ - res = new_resource(dev, 2); - res->base = 0xff800000; - res->size = 8*1024*1024; - res->limit = 0xffffffffUL; - res->flags = IORESOURCE_MEM | IORESOURCE_FIXED | IORESOURCE_STORED | - IORESOURCE_ASSIGNED; -} - -static void southbridge_init(struct device *dev) -{ - r8610_init(dev); - pci_routing_fixup(dev); -} - -static struct device_operations r8610_sb_ops = { - .read_resources = r8610_read_resources, - .set_resources = pci_dev_set_resources, - .enable_resources = pci_dev_enable_resources, - .init = &southbridge_init, - .enable = 0, - .ops_pci = 0, -}; - -static const struct pci_driver lpc_driver __pci_driver = { - .ops = &r8610_sb_ops, - .vendor = PCI_VENDOR_ID_RDC, - .device = PCI_DEVICE_ID_RDC_R8610_SB, -}; -- cgit v1.2.3