From b17a0f592c4d725958539a089df0f9b22ac2d7e2 Mon Sep 17 00:00:00 2001
From: Arthur Heymans <arthur@aheymans.xyz>
Date: Mon, 25 Nov 2019 23:26:36 +0100
Subject: sb/intel/*: Remove romcc guards

These platforms now use a GCC compiled bootblock.

Change-Id: I9a0139f497fe84860664195ed6584f90daecec16
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/37217
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
---
 src/southbridge/intel/i82371eb/i82371eb.h | 2 --
 1 file changed, 2 deletions(-)

(limited to 'src/southbridge/intel/i82371eb/i82371eb.h')

diff --git a/src/southbridge/intel/i82371eb/i82371eb.h b/src/southbridge/intel/i82371eb/i82371eb.h
index 77931cb20c..d35b215ab1 100644
--- a/src/southbridge/intel/i82371eb/i82371eb.h
+++ b/src/southbridge/intel/i82371eb/i82371eb.h
@@ -19,10 +19,8 @@
 
 #if !defined(__ACPI__)
 
-#ifndef __ROMCC__
 #include <device/device.h>
 void i82371eb_enable(struct device *dev);
-#endif
 
 void i82371eb_hard_reset(void);
 
-- 
cgit v1.2.3