From 829c41da6cd9d8e9c9244c8c9ea2b181ea5ab930 Mon Sep 17 00:00:00 2001 From: Martin Roth Date: Wed, 21 May 2014 14:21:22 -0600 Subject: southbridge/intel: Add fsp_rangeley support This adds the southbridge initialization pieces for Intel's Atom C2000 processor (formerly Rangeley). It is intended to be used with the Intel Atom C2000 FSP and does not contain all of the pieces that would otherwise be required for initialization. Change-Id: I416e85bd6e9c9dcf79f97785074135902fdd18b7 Signed-off-by: Martin Roth Reviewed-on: http://review.coreboot.org/6370 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan --- src/southbridge/intel/fsp_rangeley/Makefile.inc | 51 +++++++++++++++++++++++++ 1 file changed, 51 insertions(+) create mode 100644 src/southbridge/intel/fsp_rangeley/Makefile.inc (limited to 'src/southbridge/intel/fsp_rangeley/Makefile.inc') diff --git a/src/southbridge/intel/fsp_rangeley/Makefile.inc b/src/southbridge/intel/fsp_rangeley/Makefile.inc new file mode 100644 index 0000000000..830975a553 --- /dev/null +++ b/src/southbridge/intel/fsp_rangeley/Makefile.inc @@ -0,0 +1,51 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2010 Google Inc. +## Copyright (C) 2013-2014 Sage Electronic Engineering, LLC. +## +## This program is free software; you can redistribute it and/or modify +## it under the terms of the GNU General Public License as published by +## the Free Software Foundation; version 2 of the License. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA +## + +# Run an intermediate step when producing coreboot.rom +# that adds additional components to the final firmware +# image outside of CBFS + +ramstage-y += soc.c +ramstage-y += lpc.c +ramstage-y += sata.c +ramstage-y += reset.c +ramstage-y += watchdog.c +ramstage-y += spi.c +ramstage-y += smbus.c +ramstage-$(CONFIG_GENERATE_ACPI_TABLES) += acpi.c + +romstage-y += early_usb.c early_smbus.c gpio.c reset.c early_spi.c early_init.c +romstage-y += romstage.c + +romstage-$(CONFIG_USBDEBUG) += usb_debug.c +ramstage-$(CONFIG_USBDEBUG) += usb_debug.c + +$(obj)/southbridge/intel/fsp_rangeley/early_init.romstage.o : $(obj)/build.h + +ifeq ($(CONFIG_INCLUDE_ME),y) +INTERMEDIATE+=rangeley_add_descriptor + +rangeley_add_descriptor: $(obj)/coreboot.pre $(IFDTOOL) + printf " DD Adding Intel Firmware Descriptor\n" + dd if=$(call strip_quotes,$(CONFIG_ME_PATH))/descriptor.bin \ + of=$(obj)/coreboot.pre conv=notrunc >/dev/null 2>&1 +endif + +PHONY += rangeley_add_descriptor -- cgit v1.2.3