From 64294eb5e241afe9d93b37b31d8a6310ec8d9279 Mon Sep 17 00:00:00 2001
From: Garrett Kirkendall <garrett.kirkendall@amd.corp-partner.google.com>
Date: Fri, 16 Mar 2018 13:00:46 -0500
Subject: soc/amd/stoneyridge: Call sb_spibase() early

Call sb_spibase() early so that it will set up the SPI base address.
This is another step to moving AGESA calls out of the bootblock.

BUG=b:74427893
BRANCH=master
TEST=Build and boot Grunt.

Change-Id: I665d32f3acb0046eb6abbd363735561f0372f2a0
Signed-off-by: Garrett Kirkendall <garrett.kirkendall@amd.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/25246
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Richard Spiegel <richard.spiegel@silverbackltd.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
---
 src/soc/amd/stoneyridge/southbridge.c | 1 +
 1 file changed, 1 insertion(+)

(limited to 'src/soc')

diff --git a/src/soc/amd/stoneyridge/southbridge.c b/src/soc/amd/stoneyridge/southbridge.c
index b4dcd8f7f5..cf059a46b2 100644
--- a/src/soc/amd/stoneyridge/southbridge.c
+++ b/src/soc/amd/stoneyridge/southbridge.c
@@ -559,6 +559,7 @@ void bootblock_fch_early_init(void)
 	sb_enable_rom();
 	sb_lpc_port80();
 	sb_lpc_decode();
+	sb_spibase();
 	sb_acpi_mmio_decode();
 	enable_aoac_devices();
 }
-- 
cgit v1.2.3