From 28a3ee6d29738866594721c6dfc9ac25a9ef23d8 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Jonathan=20Neusch=C3=A4fer?= <j.neuschaefer@gmx.net>
Date: Thu, 11 Aug 2016 22:49:14 +0200
Subject: soc/ucb/riscv: select BOOTBLOCK_CONSOLE
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Change-Id: I847d7686dec04e9fae7db13d53adc8ca32c56f3a
Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-on: https://review.coreboot.org/16158
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
---
 src/soc/ucb/riscv/Kconfig | 1 +
 1 file changed, 1 insertion(+)

(limited to 'src/soc/ucb/riscv/Kconfig')

diff --git a/src/soc/ucb/riscv/Kconfig b/src/soc/ucb/riscv/Kconfig
index 744edffa1b..ff50f6f835 100644
--- a/src/soc/ucb/riscv/Kconfig
+++ b/src/soc/ucb/riscv/Kconfig
@@ -4,6 +4,7 @@ config SOC_UCB_RISCV
 	select ARCH_VERSTAGE_RISCV
 	select ARCH_ROMSTAGE_RISCV
 	select ARCH_RAMSTAGE_RISCV
+	select BOOTBLOCK_CONSOLE
 	bool
 	default n
 
-- 
cgit v1.2.3