From 503d12191d11858ec59a0cceb585e8e675c9e907 Mon Sep 17 00:00:00 2001
From: "jinkun.hong" <jinkun.hong@rock-chips.com>
Date: Thu, 31 Jul 2014 14:50:49 +0800
Subject: rk3288: add clock module

Call rkclk_init() in bootblock stage.
apll = 816MHz, gpll = 594MHz, cpll = 384MHz, dpll = 300MHz
arm clk = 816MHz, DDR clk = 300MHz, mpclk = 204MHz, m0clk = 408MHz
l2ramclk = 408MHz, atclk = 204MHz, pclk_dbg = 204MHz
aclk = 148.5MHz, hclk = 148.5MHz, pclk = 74.25MHz

BUG=chrome-os-partner:29778
TEST=Build coreboot

Change-Id: Id5967712e25df5be3a90f5d9ebe8671034deff68
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: d35d9fe7b5925291e9303e5eb21d20dbbdee99d9
Original-Change-Id: I97d953258039f6caa499cef4462be8f1a05ce2ab
Original-Signed-off-by: jinkun.hong <jinkun.hong@rock-chips.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/209428
Original-Reviewed-by: Julius Werner <jwerner@chromium.org>
Original-Reviewed-by: David Hendricks <dhendrix@chromium.org>
Original-Commit-Queue: David Hendricks <dhendrix@chromium.org>
Original-Tested-by: David Hendricks <dhendrix@chromium.org>
Reviewed-on: http://review.coreboot.org/8858
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Tested-by: build bot (Jenkins)
---
 src/soc/rockchip/rk3288/bootblock.c | 2 ++
 1 file changed, 2 insertions(+)

(limited to 'src/soc/rockchip/rk3288/bootblock.c')

diff --git a/src/soc/rockchip/rk3288/bootblock.c b/src/soc/rockchip/rk3288/bootblock.c
index 9adf6ac242..04afae5529 100644
--- a/src/soc/rockchip/rk3288/bootblock.c
+++ b/src/soc/rockchip/rk3288/bootblock.c
@@ -21,8 +21,10 @@
 #include <arch/cache.h>
 #include <bootblock_common.h>
 #include "timer.h"
+#include "clock.h"
 
 static void bootblock_cpu_init(void)
 {
 	rk3288_init_timer();
+	rkclk_init();
 }
-- 
cgit v1.2.3