From 42f15054b178efe9a4d1c8a4e0c203d1aa4aad01 Mon Sep 17 00:00:00 2001
From: Patrick Georgi <patrick@coreboot.org>
Date: Sat, 7 Oct 2023 11:16:43 +0200
Subject: memlayout.ld: Increase RAMSTAGE size to more than 1MB everywhere
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

This is in preparation of a larger heap. I went for 2MB because why not?

Change-Id: I51f999a10ba894a7f2f5fce224d30bf914107c38
Signed-off-by: Patrick Georgi <patrick@coreboot.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/78273
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Reviewed-by: Yidi Lin <yidilin@google.com>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Julius Werner <jwerner@chromium.org>
---
 src/soc/mediatek/mt8192/include/soc/memlayout.ld | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

(limited to 'src/soc/mediatek/mt8192')

diff --git a/src/soc/mediatek/mt8192/include/soc/memlayout.ld b/src/soc/mediatek/mt8192/include/soc/memlayout.ld
index 6c238c7d8f..b1beef0970 100644
--- a/src/soc/mediatek/mt8192/include/soc/memlayout.ld
+++ b/src/soc/mediatek/mt8192/include/soc/memlayout.ld
@@ -54,7 +54,7 @@ SECTIONS
 	DRAM_START(0x40000000)
 	DRAM_DMA(0x40000000, 1M)
 	POSTRAM_CBFS_CACHE(0x40100000, 2M)
-	RAMSTAGE(0x40300000, 256K)
+	RAMSTAGE(0x40300000, 2M)
 
 	BL31(0x54600000, 0x60000)
 }
-- 
cgit v1.2.3