From efb583a6e9cc7d0fd3ec133763df6a1abe2be137 Mon Sep 17 00:00:00 2001
From: Marc Jones <marcjones@sysproconsulting.com>
Date: Wed, 23 Sep 2020 17:43:28 -0600
Subject: soc/intel/xeon_sp/acpi: Move ACPI macros to a header file

Move ACPI macros to a header file to be used in multiple
ASL files.

This could be moved to intel/common in the future to reduce
the amount of duplicate ASL code.

Tested by checking build/dsdt.asl doesn't change.

Change-Id: Id2441763fe335154048c9a584a227a18e8c5391c
Signed-off-by: Marc Jones <marcjones@sysproconsulting.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/45838
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
---
 src/soc/intel/xeon_sp/acpi/pci_irqs.asl | 45 ++-------------------------------
 1 file changed, 2 insertions(+), 43 deletions(-)

(limited to 'src/soc/intel/xeon_sp/acpi/pci_irqs.asl')

diff --git a/src/soc/intel/xeon_sp/acpi/pci_irqs.asl b/src/soc/intel/xeon_sp/acpi/pci_irqs.asl
index b2a2ebf850..eccb46b93d 100644
--- a/src/soc/intel/xeon_sp/acpi/pci_irqs.asl
+++ b/src/soc/intel/xeon_sp/acpi/pci_irqs.asl
@@ -1,5 +1,7 @@
 /* SPDX-License-Identifier: GPL-2.0-only */
 
+#include <soc/acpi_asl.h>
+
 /*
  * Refer to Intel® C620 Series Chipset Platform Controller Hub EDS section 20.11
  * CONFIG_PCR_BASE_ADDRESS 0xfd000000 0x3100
@@ -42,49 +44,6 @@ Alias (PRSA, PRSF)
 Alias (PRSA, PRSG)
 Alias (PRSA, PRSH)
 
-#define MAKE_LINK_DEV(id,uid)                             \
-	Device (LNK##id)                                        \
-	{                                                       \
-		Name (_HID, EISAID ("PNP0C0F"))                       \
-		Name (_UID, ##uid)                                    \
-		Method (_PRS, 0, NotSerialized)                       \
-		{                                                     \
-			Return (PRS##id)                                    \
-		}                                                     \
-		Method (_CRS, 0, Serialized)                          \
-		{                                                     \
-			Name (RTLA, ResourceTemplate ()                     \
-			{                                                   \
-			  IRQ (Level, ActiveLow, Shared) {}                 \
-			})                                                  \
-			CreateWordField (RTLA, 1, IRQ0)                     \
-			Store (Zero, IRQ0)                                  \
-			                                                    \
-			/* Set the bit from PIRQ Routing Register */        \
-			ShiftLeft (1, And (^^PIR##id, ^^IREM), IRQ0)        \
-			Return (RTLA)                                       \
-		}                                                     \
-		Method (_SRS, 1, Serialized)                          \
-		{                                                     \
-			CreateWordField (Arg0, 1, IRQ0)                     \
-			FindSetRightBit (IRQ0, Local0)                      \
-			Decrement (Local0)                                  \
-			Store (Local0, ^^PIR##id)                           \
-		}                                                     \
-		Method (_STA, 0, Serialized)                          \
-		{                                                     \
-			If (And (^^PIR##id, ^^IREN)) {                      \
-				Return (0x9)                                      \
-			} Else {                                            \
-				Return (0xb)                                      \
-			}                                                   \
-		}                                                     \
-		Method (_DIS, 0, Serialized)                          \
-		{                                                     \
-			Or (^^PIR##id, ^^IREN, ^^PIR##id)                   \
-		}                                                     \
-	}
-
 MAKE_LINK_DEV(A,1)
 MAKE_LINK_DEV(B,2)
 MAKE_LINK_DEV(C,3)
-- 
cgit v1.2.3