From 2afe4dc075fd2cab8d362aa026066a5f53663f2c Mon Sep 17 00:00:00 2001 From: Nico Huber Date: Tue, 19 Sep 2017 09:36:03 +0200 Subject: soc/intel/skylake: Enable VT-d and X2APIC We use the usual static addresses 0xfed90000/0xfed91000 for the GFX IOMMU and the general IOMMU respectively. These addresses have to be configured in MCHBAR registers (maybe, who knows, the blob is undocu- mented), advertised to FSP and reserved from the OS. The new devicetree option `ignore_vtd` allows to retain the old beha- viour (do whatever pre-set UPD values suggest). We also let FSP set up distinct BDFs for messages originating from the I/O-APIC and the HPET. Change-Id: I77f87c385736615c127143760bbd144f97986b37 Signed-off-by: Nico Huber Reviewed-on: https://review.coreboot.org/21597 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin Reviewed-by: Youness Alaoui --- src/soc/intel/skylake/chip_fsp20.c | 15 +++++++++++++++ 1 file changed, 15 insertions(+) (limited to 'src/soc/intel/skylake/chip_fsp20.c') diff --git a/src/soc/intel/skylake/chip_fsp20.c b/src/soc/intel/skylake/chip_fsp20.c index b4fed26d1d..4ac73b57c6 100644 --- a/src/soc/intel/skylake/chip_fsp20.c +++ b/src/soc/intel/skylake/chip_fsp20.c @@ -31,9 +31,11 @@ #include #include #include +#include #include #include #include +#include #include void soc_init_pre_device(void *chip_info) @@ -326,6 +328,19 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd) /* Set TccActivationOffset */ tconfig->TccActivationOffset = config->tcc_offset; + /* Enable VT-d and X2APIC */ + if (!config->ignore_vtd && soc_is_vtd_capable()) { + params->VtdBaseAddress[0] = GFXVT_BASE_ADDRESS; + params->VtdBaseAddress[1] = VTVC0_BASE_ADDRESS; + params->X2ApicOptOut = 0; + tconfig->VtdDisable = 0; + + params->PchIoApicBdfValid = 1; + params->PchIoApicBusNumber = 250; + params->PchIoApicDeviceNumber = 31; + params->PchIoApicFunctionNumber = 0; + } + soc_irq_settings(params); } -- cgit v1.2.3